DATE Save the Date 17 to 19 April 2023


Dear DATE community,

We, the DATE Sponsors Committee (DSC) and the DATE Executive Committee (DEC), are deeply shocked and saddened by the tragedy currently unfolding in Ukraine, and we would like to express our full solidarity with all the people and families affected by the war.

Our thoughts also go out to everyone in Ukraine and Russia, whether they are directly or indirectly affected by the events, and we extend our deep sympathy.

We condemn Russia’s military action in Ukraine, which violates international law. And we call on the different governments to take immediate action to protect everyone in that country, particularly including its civilian population and people affiliated with its universities.

Now more than ever, our DATE community must promote our societal values (justice, freedom, respect, community, and responsibility) and confront this situation collectively and peacefully to end this nonsense war.

DATE Sponsors and Executive Committees.


Kindly note that all times on the virtual conference platform are displayed in the user's time zone.

The time zone for all times mentioned at the DATE website is CET – Central Europe Time (UTC+1).

W02 3D Integration: Heterogeneous 3D Architectures and Sensors

Start
Friday, 18 March 2022 08:45
End
Friday, 18 March 2022 17:30
Organiser
Pascal VIVET, CEA-LIST, IRT Nanoelec, France

 

Workshop Description

3D technologies are becoming more and more pervasive in digital architectures, as a strong enabler for heterogeneous integration. Due to the high amount of required data and associated memory capacity, Machine Learning and AI accelerator could benefit of 3D integration not only for High Performance Computing (HPC), but also for the edge and embedded HPC. 3D integration and associated architectures are opening a wide spectrum of system solutions, from chiplet-based partitioning for High Performance Computing to various sensors such as fully integrated image sensors embedding AI features, but also with the tight 3D coupling of computing & memory enabling efficient In-Memory-Computing paradigm.

The goal of the 3D Integration Workshop is to bring together experts from both academia and industry, interested in this exciting and rapidly evolving field, in order to update each other on the latest state-of-the-art, exchange ideas, and discuss future challenges.

This one-day event consists of two keynotes, and four sessions, with invited presentations and submitted presentations. Previous editions of this workshop took place regularly, in conjunction with early editions of DATE conferences.

 

Workshop Committee

  • General co-Chairs:
    • P. Vivet, CEA-LIST, IRT Nanoelec (FR)
    • M. Badaroglu, Qualcomm (BE)
  • Program co-Chairs :
    • P. Ramm, Fraunhofer EMFT (GE)
    • S. Mukhopadhyay, Georgia Tech (USA)
  • Special Session Chair
    • S. Mitra, Stanford University (USA)
  • Industrial Liaison Chair
    • Eric Ollier, CEA-Leti, IRT Nanoelec (FR)

 

Sponsorship

The DATE'2022 3D Integration: Heterogeneous 3D Architectures and Sensors workshop is technically co-sponsored by IRT Nanoelec.

 

Registration

For workshop registration, please follow the regular DATE registration web site: online registration platform.

 

Technical Program

(All times are given in CET time, European Time, UTC+1). 

For time zones, USA changes day time on 13 March, while France changes day time on 27 March. For the workshop on 18 March, there will be 8 hours difference between PST and CET (instead of 9 hours usually).

Workshop Start

8:45 – 9:00           Welcome Note from Organizers


First Keynote

Session Chair : Mustafa Badaroglu, Qualcomm, BE

9:00 – 9:45           System Design Technology Co-Optimization for 3D Integration”,

                               Seung-Chul (SC) Song, Qualcomm, USA

Session 1 : Chiplet Partitioning and System Level Design

Session Chair : Pascal Vivet, CEA-LIST, France

09:45 – 10:05       “Occamy - A 2.5D Chiplet System for Ultra-Efficient Floating-Point Computing”,

                              Gianna Paulin, ETHZ, Switzerland.

10:05 – 10:25       “Chiplet Based Architecture : an answer for Europe Sovereignty in Computing ?”,

                              Denis Dutoit, CEA, France.

10:25 – 10:45       “Automotive electronic control unit (ECU) for ADAS application based on a Chiplet approach”,

                              Andy Heinig, Fabian Hopsch, Fraunhofer, Germany

10:45 – 11:15       Coffee break

Session 2 : 3D and Image Sensors

Session Chair : Eric Ollier, CEA-Leti, France

 11:15 – 11:35       “Efficient image feature extraction exploiting massive parallelism through 3D-integration”,

                              Ricardo Carmona-Galán, CSIC-University of Seville, Spain.

11:35 – 11:55       “3D Integration for Smart Event Vision Sensors”,

                             Jean-Luc Jaffard, PROPHESEE, France.

11:55 – 12 :15      3D-stacked CMOS Image Sensors for High Performance Indirect Time-of-Flight”,

                             Cédric Tubert, STMicroelectronics, France

12:15 – 13:30       Lunch

Session 3 : Ultra High Density of 3D, Monolithic 3D

Session Chair : Saibal Mukhopadhyay, GeorgiaTech, USA

13:30 – 13:50       “Thin-film based monolithic 3D systems”,

                              Umesh Chand, Sonu Devi, Hasita Veluri, Aaron Thean, Mohamed Sabry Aly, NTU, Singapore.

13:50 – 14:10       “Temperature-Aware Monolithic 3D DNN Accelerators for Biomedical Applications”,

                             Prachi Shukla, Vasilis F. Pavlidis, Emre Salman, Ayse K. Coskun, Boston Univ., USA; Univ. of Manchester, UK; Stony Brook Univ., USA.

14:10 – 14:30       “A Compute-in-Memory Hardware Accelerator Design with BEOL Transistor based Reconfigurable Interconnect”,

                             Shimeng Yu, GeorgiaTech, USA ; Suman Datta, NotreDam Univ., USA.

14:30 - 14:50       “Nanosystems for Energy-Efficient Computing using Carbon Nanotube FETs and Monolithic 3D Integration”,

                            Tathagata Srimani, Stanford University, USA.

14:50 – 15:15       Coffee break

Second Keynote

Session Chair : Subhasish Mitra, Univ. Stanford, USA.

15:15 – 15:45       “3D stacking opportunities for Augmented Reality hardware systems”,

                               Edith Beigne, META, USA

Session 4 :  3D Design, Methodology and Thermal

Session Chair : Peter Ramm, Fraunhofer EMFT, Germany.

15:45 – 16:05       “EDA Tools and PPA Tradeoff Studies for Micro-bump and Hybrid Bond 3D ICs”,

                               Sung-Kyu Lim, GeorgiaTech, USA.

16:05 – 16:25       Heterogeneous Packaging Design and Verification Workflows”,

                               Anthony Mastroianni, SIEMENS EDA, USA.

16:25 – 16:45       “Towards a Place and Route Flow for High Density 3D-ICs”,

                               Mauricio Altieri, Olivier Billoint, Sebastien Thuries and Pascal Vivet, CEA, France.

16:45 – 17:05       “Challenges and Opportunities for Thermals in Heterogeneous 3D Packaging”,

                               Rajiv Mongia, INTEL, USA.

Closing

17:05 - 17:30        Closing Remarks

 

Technical Program

(All times are given in CET time, European Time, UTC+1).

(same information but using DATE web format for information replication within the DATE'2022 Virtual Showcase)

 

W02.0 Workshop Introduction

Session Start
Fri, 08:45
Session End
Fri, 09:45
Session chair
Mustafa Badaroglu, QUALCOMM, Belgium
Presentations

W02.0.1 Welcome Note from Organisers

Start
08:45
End
09:00
Speaker
Pascal Vivet, CEA, France

W02.0.2 KEYNOTE: System Design Technology Co-Optimization for 3D Integration

Start
09:00
End
09:45
Keynote Speaker
Seung-Chul (SC) Song, QUALCOMM, United States

W02.1 Session 1: Chiplet Partitioning and System Level Design

Session Start
Fri, 09:45
Session End
Fri, 10:45
Session chair
Pascal Vivet, CEA, France
Presentations

W02.1.1 Occamy - A 2.5D Chiplet System for Ultra-Efficient Floating-Point Computing

Start
09:45
End
10:05
Speaker
Gianna Paulin, ETHZ, Switzerland

W02.1.2 Chiplet Based Architecture : an answer for Europe Sovereignty in Computing ?

Start
10:05
End
10:25
Speaker
Denis Dutoit, CEA, France

W02.1.3 Automotive electronic control unit (ECU) for ADAS application based on a Chiplet approach

Start
10:25
End
10:45
Speaker
Andy Heinig, Fraunhofer, Germany

W02.2 Session 2: 3D and Image Sensors

Session Start
Fri, 11:15
Session End
Fri, 12:15
Session chair
Eric Ollier, CEA, France
Presentations

W02.2.1 Efficient image feature extraction exploiting massive parallelism through 3D-integration

Start
11:15
End
11:35
Speaker
Ricardo Carmona-Galán, CSIC-University of Seville, Spain

W02.2.2 3D Integration for Smart Event Vision Sensors

Start
11:35
End
11:55
Speaker
JeanLuc Jaffard, PROPHESEE, France

W02.2.3 3D-stacked CMOS Image Sensors for High Performance Indirect Time-of-Flight

Start
11:55
End
12:15
Speaker
Cedric Tubert , STMicroelectronics, France

W02.LB Lunch Break

Session Start
Fri, 12:15
Session End
Fri, 13:30

W02.3 Session 3: Ultra High Density of 3D, Monolithic 3D

Session Start
Fri, 13:30
Session End
Fri, 15:15
Session chair
Saibal Mukhopadhyay, GeorgiaTech, United States
Presentations

W02.3.1 Thin-film based monolithic 3D systems

Start
13:30
End
13:50
Speaker
Umesh Chand, NTU, Singapore

W02.3.2 Temperature-Aware Monolithic 3D DNN Accelerators for Biomedical Applications

Start
13:50
End
14:10
Speaker
Prachi Shukla, Boston University, United States

W02.3.3 A Compute-in-Memory Hardware Accelerator Design with BEOL Transistor based Reconfigurable Interconnect

Start
14:10
End
14:30
Speaker
Shimeng Yu, GeorgiaTech, United States

W02.3.4 Nanosystems for Energy-Efficient Computing using Carbon Nanotube FETs and Monolithic 3D Integration

Start
14:30
End
14:50
Speaker
Tathagata Srimani, Stanford University, United States

W02.CB Coffee Break

Session Start
Fri, 14:50
Session End
Fri, 15:15

W02.K KEYNOTE: 3D stacking architectures: opportunities for Augmented Reality applications

Session Start
Fri, 15:15
Session End
Fri, 15:45
Speaker
Edith Beigné, META, United States
Session chair
Subhasish Mitra, Stanford University, United States

W02.4 Session 4: 3D Design, Methodology and Thermal

Session Start
Fri, 15:45
Session End
Fri, 17:05
Session chair
Peter Ramm, Fraunhofer, Germany
Presentations

W02.4.3 EDA Tools and PPA Tradeoff Studies for Micro-bump and Hybrid Bond 3D ICs

Start
15:45
End
16:05
Speaker
SungKyu Lim, GeorgiaTech, United States

W02.4.2 Heterogeneous Packaging Design and Verification Workflows

Start
16:05
End
16:25
Speaker
Anthony Mastroianni, SIEMENS EDA, United States

W02.4.4 Towards a Place and Route Flow for High Density 3D-ICs

Start
16:25
End
16:45
Speaker
Mauricio Altieri, CEA, France

W02.4.1 Challenges and Opportunities for Thermals in Heterogeneous 3D Packaging

Start
16:45
End
17:05
Speaker
Rajiv Mongia, INTEL, United States

W02.C Workshop Closing Remarks

Session Start
Fri, 17:05
Session End
Fri, 17:15