Technical Programme Committee 2016

Printer-friendly version PDF version

Topic: D11 Reconfigurable Computing

Reconfigurable computing platforms and architectures; heterogeneous platforms (FPGA/GPU/CPU); reconfigurable processors; reconfigurable computing for high performance and data centers; statically and dynamically reconfigurable and reprogrammable systems and components; FPGA architectures and FPGA circuit design; design methods and tools for reconfigurable computing and communication systems.

Chair: Fabrizio Ferrandi, Politecnico di Milano, IT, Contact

Co-Chair: Ryan Kastner, University of California San Diego, US, Contact

Members:

  • Tobias Becker, Maxeler Technologies, GB, Contact
  • Michaela Blott, XILINX, IE, Contact
  • Philip Brisk, University of California, Riverside, US, Contact
  • Florent de Dinechin, INSA de Lyon, FR, Contact
  • Enno Luebbers, Intel Open Lab Munich, DE, Contact
  • Smail Niar, University of Valenciennes, FR, Contact
  • Marco Platzner, University of Paderborn, DE, Contact
  • Hayden So Kwok-Hay, University of Hong Kong, HK, Contact