



GPT Design Contest Rules

Anton Klotz

cādence[®]

arm

University of
Southampton



EUROPRACTICE

TUM

Announcing the DATE24 GPT Design Contest



- Is it possible to increase productivity of a circuit designer by using GPT?
- Can GPT produce reliable code from a provided spec?
- Spread the knowledge of capabilities and restrictions of GPT



arm

cādence®

TUM

University of
Southampton

UNSW
SYDNEY

EUROPRACTICE

Date and Place and Rules



- The group must register at <https://www.date-conference.com/YPP-GPT-Design-Contest-Application> to express interest in the contest

March 24, 2024

- Valencia, Spain
- 24 hours to create a design
- GPT and manual editing + co-pilot allowed
- 4 persons per team - companies, student groups, and researchers can participate, subject to the eligibility criteria of the Contest Official Rules

March 25, 2024

- Presentation of results and award ceremony


- The provided results should include:
 - GPT system and model that was used to generate the results
 - All prompts which were used to generate the RTL-code
 - RTL-code that will be verified against the Verification IP
- The winning team will be that which demonstrates it has learned the most, judged via the following criteria:
 - RTL code can be simulated (syntactically correct)
 - Compliance with Verification IP (logically correct)
 - Trained models are valued higher than using standard models
 - Reasonable amount of manually edited code, where it makes sense
 - Quality of results presentation and interview

Artificial Intelligence Professional Program

Stanford School of Engineering

 Professional Certificate

 Online, instructor-paced

 Per course \$1,750 USD

 [View Courses](#)

 100-150 hours per course

GET STARTED

Machine Learning

XCS229

Stanford School of Engineering

CORE COMPETENCIES

Deep Learning

Generative Learning Algorithms

Kernels


Learning Theory

Principal and Independent Component Analysis

Supervised Learning

Support Vector Machines

Unsupervised Learning



An alternative education program suggested by the winning team with similar monetary value is possible

- ARM Online Training
 - Topic: AMBA design IP
 - Date: TBD
- Cadence Online Training
 - Topic: Verification IP
 - Date: TBD
- GPT Online Training
 - Topic: GPT online and offline
 - Date: TBD

- What kind of design must be created?
 - Design is related to AMBA bus architecture
- Are there prerequisites?
 - At least one team member should be experienced in Verilog/VHDL
- Can the team participate online
 - No, traveling to Valencia is mandatory, registration fee for DATE will be covered
- Who are jury members?
 - Jury consists of members from organizing institutions
- Which GPT system can be used?
 - There are no restrictions, online and local GPT systems can be used; the organizers will not cover the cost for hardware, software or access to GPT systems
- How are the submitted results verified?
 - Organizers will provide access to Verification IP, which checks the compliance
- I have more question, who can I contact?
 - For further questions please write to ypp-industry@date-conference.com

arm

cādence[®]

TUM



University of
Southampton



UNSW
SYDNEY

EUROPRACTICE

ypp-industry@date-conference.com