Design Automation for Field-coupled Nanotechnologies

Marcel Walter\textsuperscript{1}  \hspace{1cm} Advisor: Rolf Drechsler\textsuperscript{1,2}

\textsuperscript{1} Research Group of Computer Architecture, University of Bremen, Germany
\textsuperscript{2} Cyber-Physical Systems, DFKI GmbH, Germany
m_walter@uni-bremen.de

Abstract
As a class of emerging post-CMOS technologies, Field-coupled Nanocomputing (FCN) \cite{Anderson:2014} promises computation with tremendously low energy dissipation. Even though ground breaking advances in several physical implementations like Quantum-dot Cellular Automata (QCA) or Nanomagnet Logic (NML) have been made in the last couple of years, design automation for FCN is still in its infancy and often still relies on manual labor. This thesis presents the first comprehensive flow for design automation in the FCN domain covering aspects of and providing algorithms for Synthesis, Physical Design, Validation, and Formal Verification. All approaches have been made publicly available as an open-source framework called fiction, which provides a basis for future research in the field.

Preliminaries on FCN Design
- Computations and data transfer is realized via repelling forces on a quantum level between nanoscale cells arranged in patterned arrays.
- Data flow is only possible due to shifted and consecutively numbered external clocks.
- FCN cells can be grouped in tiles controlled by the same external clock and thereby forming logic elements.

Challenges
- Wires and gates are equally expensive.
- Data flow must be synchronized locally and globally.
- Area, delay, and the use of crossings is to be minimized.
- Placement, routing, and timing are strongly interdependent.
- Conventional methods from CMOS are not applicable.
- Specialized logic synthesis is still missing.

Holistic Open-Source Framework fiction
FCN technologies are often considered to be planar with limited crossing capabilities. Since non-planar logic networks cannot be realized crossing-free, fiction offers support for multi-layer crossings.

In the literature, both can be found: pin cells as part of gate structures and designated 1/0 elements located outside of gates. Both approaches are fully supported and available in all algorithms.

Clocking Schemes
Clocking schemes (floor plans) can help pruning the search space during physical design. Several ones are predefined in fiction, irregular clockings are supported, and custom ones can easily be implemented.

Selected Publications
\begin{enumerate}
\end{enumerate}

© 2021 | Group of Computer Architecture | www.informatik.uni-bremen.de/agra/eng/ | fiction v0.3.2

Even though scalability of existing solutions for FCN physical design was rather limited already, no optimality with respect to some cost metric could be guaranteed. Consequently, the absolute quality of these solutions remained unclear.

The proposed SMT-based Exact Placement & Routing \cite{Walter:2019} is highly parameterizable and is guaranteed to find the optimum FCN layout in terms of area under a given set of parameters and optimization criteria. Those can for instance be the clocking scheme and gate library to use and whether or not to utilize wire crossings.

Also, scalability was a huge issue with existing methods. This drawback is tackled by Scalable Heuristics for Placement & Routing \cite{Walter:2018}, which provide a 2000+ times improvement in processable gate count at a runtime that is magnitudes faster compared to the greedy heuristics that have been state-of-the-art just a few years ago.

While these approaches yield layouts for given networks, specialized One-pass Synthesis \cite{Walter:2018} combines logic synthesis with placement & routing into a single step, fine-tuned to the distinct FCN design constraints. This yields optimum layouts for given logical specifications.

Since cells interact with each other on a quantum level, logical simulation is no trivial task. Furthermore, clocking affects timing directly leading to possible desynchronized signals throughout the layout. The usage of well-established, carefully simulated gate libraries allows to abstract from quantum effects, which can be determined via Design Rule Checking \cite{Walter:2018}.

DRV-free circuits are the basis for proposed Formal Verification \cite{Walter:2019} that integrates both logical and timing aspects via a combination of SAT solvers and Integer Linear Programming to check against specifications.

Proposed Design Automation Flow
For almost two decades, FCN design employed mostly manual labor for obtaining&layout layouts. Some greedy heuristics existed as well, which generated mediocre results in terms of quality and poor results in terms of scalability.

The following chart depicts the proposed design automation flow for automatic physical design of FCN circuit layouts. Conventional methods are shown in red and novel proposed methods in blue.

Gate-level abstraction has its limits. Often, chip area is wasted when used only a single wire per tile. In fiction, multi-wires are supported allowing for more flexible physical design approaches.