

Next Generation Design For Testability, Debug and Reliability Using Formal Techniques

Sebastian Huhn^{1,2}

¹ Institute of Computer Science, University of Bremen, Germany

² Cyber-Physical Systems, DFKI GmbH, Germany

Advisor: Prof. Dr. Rolf Drechsler

huhn@informatik.uni-bremen.de

Graduation date: 04/2020

Motivation and Contributions

New measures are strictly required to pave the way for the next generation of integrated circuit designs to integrate them successfully and reliably in even safety-critical applications.

This thesis proposes several novel approaches that combine formal techniques – like *Boolean Satisfiability* (SAT) problem, *Pseudo-Boolean Optimization* (PBO) techniques with *Bounded Model Checking* (BMC) - to address the arising challenges concerning the increase in test data volume, test application time, and the required reliability.

The main **contributions** are summarized as follows:

I. A lightweight embedded compression architecture (VecTHOR) for IEEE 1149.1 test access ports that combines a codeword-based compression


approach with a dynamically configurable dictionary. VecTHOR provides a SAT-based retargeting framework orchestrating PBO techniques.

II. A novel hybrid compression architecture substituting the costly *bypass structure* of state-of-the-art circuit test as required, for instance, for low-pin count test applications enforcing a zero defect policy.


III. A new methodology that allows to significantly enhance the robustness of sequential circuits against (single) transient fault while neither introducing a large hardware overhead nor measurably impacting the circuit's latency. In particular, application-specific knowledge of the circuit is derived by applying SAT-based techniques and BMC, yielding the synthesis of a highly effective fault detection mechanism.

New Techniques for Test, Debug and Reliability

VecTHOR's Framework




Hybrid Compression



Hybrid Compression Architecture replacing the regular *bypass module* (of state-of-the-art embedded test compression) to take advantage of the codeword-based compression during the transfer of rejected test patterns. Consists of (a) *hybrid controller*, (b) *interface module*, and (c) *codeword-based decompressor*.

Reliability Enhancement




Proposed fault detection mechanism for (single) transient faults; demonstrated for an exemplary **Equivalence Property**. Consists of (a) *Equivalence Comparator* for a partition of flip-flops (determined by SAT-based methods) and (b) *Activator* observing the current state of the circuit (derived from BMC-driven analysis).


Experimental Evaluation and Conclusion

Test Data Volume (TDV) and Test Application Time (TAT) reduction ratio [%]

IEEE 1149.1 with Embedded Compression




Hybrid Multichannel (MC) Compression for Low-Pin Count Test Applications



Robustness of Design [%]

Single Event Upset Faults



The experimental evaluation of industrial-sized designs clearly shows that a significant compression ratio by up to 67.4% and a test application time reduction by up to 65.7% can be achieved for both IEEE 1149.1 with embedded compression and state-of-the-art embedded compression techniques that utilize the hybrid architecture. The proposed reliability measure allows for enhancing the robustness of benchmark circuits by up to 98%.

References and Acknowledgment

[1] S. Huhn, S. Eggersgluß, and R. Drechsler, "VecTHOR: Low-cost compression architecture for IEEE-1149.1-compliant TAP controllers," in IEEE European Test Symposium, 2016, pp. 1–6.

[2] S. Huhn, S. Eggersgluß, K. Chakrabarty, and R. Drechsler, "Optimization of retargeting for IEEE 1149.1 TAP controllers with embedded compression," in IEEE Design, Automation and Test in Europe, 2017, pp. 578–583.

[3] S. Huhn, S. Eggersgluß, and R. Drechsler, "Reconfigurable TAP controllers with embedded compression for large test data volume," in IEEE International Symp. on Defect and Fault Tolerance in VLSI Systems, 2017, pp. 1–6.

[4] S. Huhn, D. Tille, and R. Drechsler, "A hybrid embedded multichannel test compression architecture for low-pin count test environments in safety-critical systems," in International Test Conference in Asia, 2019, pp. 115–120.

[5] S. Huhn, D. Tille, and R. Drechsler, "Hybrid architecture for embedded test compression to process rejected test patterns," in IEEE European Test Symposium, 2019, pp. 1–2.

[6] S. Huhn, S. Frehse, R. Wille, and R. Drechsler, "Enhancing robustness of sequential circuits using application-specific knowledge and formal methods," in Asia and South Pacific Design Automation Conference, 2017, pp. 182–187.

[7] S. Huhn, S. Frehse, R. Wille, and R. Drechsler, "Determining application-specific knowledge for improving robustness of sequential circuits," IEEE Transactions On Very Large Scale Integration Systems, pp. 875–887, 2019.

[8] S. Huhn, and R. Drechsler, Next Generation Design For Testability, Debug and Reliability Using Formal Techniques. Springer, 2021, (in preparation).

This work was supported by the AI initiative of the Free Hanseatic City of Bremen.

