Mapping Control-Intensive Video Kernels onto a Coarse-Grain Reconfigurable Architecture: the H.264/AVC Deblocking Filter

C. Arbelo¹, A. Kanstein³, S. López¹, J.F. López¹, M. Berekovic³, R. Sarmiento¹ and J.-Y. Mignolet¹
¹Research Institute for Applied Microelectronics (IUMA), Department of Electronic Engineering and Control (DIEA), University of Las Palmas de Gran Canaria, E-35017, Spain.
²Freescale Inc., Toulouse, France
³IMEC, Leuven, Belgium

Abstract
Deblocking filtering represents one of the most compute intensive tasks in an H.264/AVC standard video decoder due to its demanding memory accesses and irregular data flow. For these reasons, an efficient implementation poses big challenges, especially for programmable platforms. In this sense, the mapping of this decoder’s functionality onto a C-programmable coarse-grained reconfigurable architecture named ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) is presented in this paper, including results from the evaluation of different topologies. The results obtained show a considerable reduction in the number of cycles and memory accesses needed to perform the filtering as well as an increase in the degree of instruction parallelism (ILP) when compared with an implementation on a Very Long Instruction Word (VLIW) dedicated processor. This demonstrates that high ILP is achievable on the ADRES even for irregular, data-dependent kernels.

1 Introduction
The architectural requirements imposed by nowadays multimedia applications are very strict, in the sense that high levels of performance must be achieved under severe area occupation and/or power dissipation constraints. In addition, the architecture must be flexible enough in order to support different versions of one particular application, while maintaining the design effort and time-to-market as low as possible.

This situation becomes even more stringent in the case of video coding applications based on the H.264/AVC [1] video coding standard. H.264/AVC represents the state of the art standard as it provides better coding efficiency when compared with its predecessors such as MPEG-2 [2], MPEG-4 [3] and H.263 [4].

However, these improved characteristics come at the expense of an increased computational cost. For the particular case of the decoder subsystem, the complexity increases by a factor of two.

Coarse-grained reconfigurable architectures [5] appear as potential candidates for the implementation of real time H.264/AVC video codecs, as they achieve high performance while maintaining a degree of flexibility close to general purpose DSP processors. The ADRES (Architecture for Dynamically Reconfigurable Embedded Systems) architecture developed at IMEC represents a suitable option for multimedia applications, as it outperforms other optimized DSP processors [6].

The results obtained by mapping the adaptive deblocking filter from a baseline profile H.264/AVC video decoder onto the ADRES architecture are presented in this paper. By using a proper set of optimization techniques, the deblocking filtering kernel has been considerably accelerated into the ADRES architecture, yielding as a result, an increase of the whole decoder performance.

The rest of this paper is organized as follows. Section 2 gives a functional overview of a generic H.264/AVC decoder with special emphasis on the deblocking filtering task, while in Section 3 the ADRES architecture together with its associated compiler named DRESC (Dynamically Reconfigurable Embedded Systems Compiler) are introduced. The details about the different versions and architectures developed for the adaptive deblocking filtering kernel, together with the implementation results obtained, are given in Section 4 and finally some concluding remarks as well as future research directions are outlined in Section 5.

2 The H.264/AVC decoder
The functional block diagram of a generic hybrid video decoder based on the H.264/AVC standard is shown in Fig. 1, where the deblocking filtering kernel has been highlighted.
As it can be observed from this figure, the incoming video bitstream is stored on a memory buffer in order to be parsed and decoded by the entropy decoding stage. The syntax elements obtained after this process for each macroblock (16×16 luminance pixels and two blocks of 8×8 chrominance pixels) are demultiplexed and sent to the different functional kernels involved in the decoding process. In particular, the syntax elements related to the coding of the luminance and chrominance residual samples of the current macroblock (MB) are re-ordered by following a typical inverse scan procedure and passed to the inverse transform kernel. In parallel, a predictor is composed from previously decoded pixels in the same frame (intra coded macroblocks) or from pixels pointed by the received motion vectors belonging to frames previously decoded (inter coded macroblocks) depending on the information stored in the MB layer of the received bitstream. The decoded and inversely transformed residual samples are then added to the selected predictor. Finally, a deblocking filter reduces the presence of annoying blocking artifacts resulting from the block-based processing, so that the original macroblock is recovered with minimal quality losses.

3 The ADRES/DRESC framework

The ADRES coarse-grained array processor, as shown in Fig. 3, consists of an array of functional units (FUs), enhanced with register files (RFs) and connected through routing resources like wires, multiplexors and busses. ADRES is a templatized architecture that allows the construction of processors from an arbitrary number of function units, register files and interconnects.
epilogues of SW pipelined loops with conditional execution.

From different src.

To different dest.

Fig. 4: ADRES coarse-grain array node

For a complex architecture like ADRES, an automatic design methodology and programming tools are essential. Therefore the ADRES architecture has been developed together with its own C compilation framework, called DRESC (Dynamically Reconfigurable Embedded System Compiler). It maps computation-intensive kernels, typically dataflow loops, onto the reconfigurable array, whereas the remaining code is mapped onto the VLIW processor. The data communication between the VLIW processor and the reconfigurable array is performed through the shared RF and shared memory.

The compiler framework is shown in Fig. 5. A design starts from a C-language description of the application. On the basis of execution time and possible speedups, the profiling and partitioning step identifies the candidate computation-intensive loops (kernels) for mapping onto the reconfigurable array.

IMPACT provides the control flow analysis to optimally replace branching with predicated operations [10], emitting an intermediate representation, called Lcode, which is used as input for scheduling together with the XML-based architecture.

Applying a modulo scheduling algorithm to the Lcode achieves high parallelism for the kernels, whereas applying traditional instruction-level parallelism (ILP) scheduling techniques yields the available moderate parallelism for the non-loop code. The tools automatically identify and handle communications between these two parts and generate scheduled code for both the reconfigurable array and the VLIW processor.

Predicates play an important role in the transformation of the code for modulo scheduling, because loop code must be free of branches and must feature a single exit point. This part of optimizations is provided by IMPACT. Also, predicates are needed to efficiently implement software pipelining, by guarding the execution during the prologue and epilogue stages implemented within the loop body. In array mode predicates are not used to guard operations but they provide the write enables to the register file and the memory, and special paths are used to route predicates to the loop stop signal.

The modulo scheduling algorithm utilizes a graph-based architecture representation, called MRRG (Modulo Routing Resource Graph), to model resources in a unified way, expose routing possibilities and enforce modulo constraints. The algorithm is based on congestion negotiation and simulated annealing methods. Starting from an invalid schedule that overuses resources, it tries to reduce overuse over time until a valid schedule is found [11]. One main advantage of the DRESC framework is its flexibility: the tools are designed to be retargetable within the ADRES template.

Some code transformations are required to allow DRESC to map code onto the reconfigurable array, and to achieve high performance. These transformations are described in the following section in an exemplary way, using the deblocking filtering kernel from H.264/AVC.

4 Mapping of the H.264/AVC deblocking filter onto the ADRES architecture

This section describes the code versions developed in order to optimize the deblocking filter performance as much as possible together with the most significant mapping results obtained for each version. It is important to highlight that the results shown in this section have been obtained by using the H.264/AVC decoder public C code from libavcodec (available in the FFmpeg library on sourceforge.net/projects/ffmpeg), with some modifications to make the mapping on ADRES feasible.

4.1 Preliminary profiling results

Before mapping the code corresponding to the H.264/AVC decoder onto the ADRES architecture, it is
necessary to select which loops should be mapped onto the coarse grain array and which ones should be executed on the VLIW. For this purpose, in order to identify which functions involved in the deblocking filter are the most time consuming, profiling tools such as Gprof and Quantify have been used.

The profiling results have been obtained by decoding the foreman_cif.bl.264 bitstream. This input bitstream results from encoding 300 frames of the FOREMAN raw video sequence in CIF format (352×288 pixels) with the H.264 baseline profile public C code [12] using no rate control. From these results, it is inferred that the functions where most time is spent, and therefore, the candidates for parallelization on the reconfigurable matrix, are the following:

- filter_mb
- filter_mb_luma_W
- filter_mb_lumaV_S
- filter_mb_lumaH_S
- filter_mb_chroma_W
- filter_mb_chroma_S

The function filter_mb is the main function and is responsible for two tasks: For calculating the values of the boundary strength (bS) for the horizontal and vertical edges, and for invoking the appropriate functions according to the type of filtering; vertical or horizontal, luminance or chrominance. The function filter_mb_luma_W performs the vertical or horizontal luminance weak filter, whereas the next two compute the vertical and horizontal luminance strong filter, respectively. Similarly, the functions filter_mb_chroma_W and filter_mb_chroma_S perform the vertical and horizontal weak and strong filter for the chrominance samples.

### 4.2 Versions developed

Several versions have been developed in order to achieve a better deblocking filter performance in terms of cycle counts, the most representative ones being summarized in Fig. 6.

![Fig. 6: Diagram of the developed versions](image)

The first modifications performed are the constraint-removing transformations, necessary to map the loops on the array. These loop requirements basically consist on the removal of the exit points and the function calls inside the loop body. In this sense, function inlining is a widely used optimization technique to reduce the overhead associated with function calls at the expense of increase code size if the inline function is called in multiple places. Once it is possible to map the loops onto ADRES, several optimizations can be done to speed up the code, since a loop may not produce good performance in its original form though it is pipelineable. This purpose can be achieved by introducing some techniques such as loop coalescing, loop unrolling and loop merging; followed by the inclusion of special functions called intrinsics.

Loop coalescing consists on the combination of a loop nest into a single loop, thus increasing the number of iterations of the loop. Currently the DRESC compiler can only pipeline the innermost loop of a nested loop; if the outer loops contribute to a significant portion of the total execution time, or the total number of iterations of the innermost loops is too small so that the overhead of prologue and epilogue is dominant, only pipelining the innermost loops won't produce good performance.

Loop unrolling expands a loop as each new iteration contains several copies of a single iteration. In this way, the number of iterations of the loop is reduced as many times as copies are made. Applied to the ADRES architecture, it helps to increase the size of loop bodies so that pipelining is more efficient since more instructions can be scheduled for parallel execution.

The last loop optimization, loop merging, combines different loops into a single one, increasing the loop body and therefore reducing the overhead of prologue and epilogue.

Another technique to be considered to improve the performance of the code is the addition of intrinsics. An intrinsic is a function known by the compiler directly mapped to a sequence of one or more assembly language instructions. Intrinsic functions perform simple and useful operations that are difficult to express concisely in C or C++, with the additional advantage that no calling linkage is required. Two different types of intrinsics were added; common intrinsics and special ones known as SIMD (Single Instruction Multiple Data).

Common intrinsics perform special arithmetic operations in a more efficient way, whereas SIMD are instructions designed to accelerate the application by exploiting the parallelism since they let one instruction perform the same operation on multiple data elements. After exhaustively studying the code for potential opportunities to use intrinsics functions, the inclusion of intrinsics to perform average, clipping and shift, and round operations, appear as potential alternatives to speed up the filtering functions.

The SIMD instructions implemented are the dot product operation and the inner sum operation. The first one consists on the sum of 4 8-bit multiplications and the other one performs the sum of 4 8-bit values. These instructions enhance the performance of the luminance and chrominance filters.

### 4.3 Mapping results

To verify the complete application, a co-simulator is used in order to simulate the compiled application using two different bitstreams of 300 frames each. The
The bitstreams used are NEWS and FOREMAN, both of them in CIF format (352x288 pixels). While the FOREMAN sequence has been encoded with the H.264 reference encoder as previously mentioned, the NEWS sequence has been encoded with a proprietary encoder and rate control set to 256kbps. The selected testbench sequences have very different spatial and temporal characteristics as NEWS represents the typical “head and shoulders” sequence with low motion, large static background areas and no context changes, whereas FOREMAN is a highly textured sequence with a chaotic motion field produced by the combination of local and global movements. The first frame of each sequence is shown in Fig. 7.

![Fig. 7: First frame of NEWS (left) and FOREMAN (right) sequences](image)

Relating to the architecture, a 4x4 instance from ADRES template is used consisting on 12 distributed RFs (DRFs) and a register file shared by the VLIW processor and 16 FUs. These include 16 ALUs, 8 multipliers and 4 load/store units being each of them connected not only to the 4 nearest neighbours, but also with FUs within one hop (4x4, dresc_arch_meshplus_12DRF).

The results of the mapped loops for NEWS sequence are listed in Table 1, where the total cycle count and IPC (Instructions Per Cycle) for the three versions developed are presented. This last parameter reflects the parallelism achieved, being the maximum value equal to the number of FUs (16 in this case).

![Table 1: Number of cycles and IPC for the deblocking filter functions mapped onto ADRES](image)

The results prove that mapping the loops on ADRES substantially decreases the cycle counts besides increasing the parallelism from approximately 2 to 12 instructions per cycle. It has to be pointed out that especially with the deblocking filter, the IPC increases proportionally more than the cycle count decreases, because more instructions have been predicated when mapping the conditional code to the array, and therefore more code is executed speculatively.

Finally, the overall vs. the kernel cycle counts for the sequences commented before are outlined in Table 2. Comparing the results for the last version against the ones obtained from the original code, it is noticeable a speed-up of approximately 3 times for the kernel. The speed-up is constrained by the high complexity of the deblocking filter which requires conditional processing on the block edges and sample level, resulting in many conditional branches that become a challenge for parallel processing. The overall speed-up is lower since only one of the most computationally intensive kernels, the deblocking filter, has been mapped and optimized. In order to achieve better results some other significant kernels, such as the motion compensation and the inverse transform, should be mapped.

![Table 2: Mapping speed-up obtained](image)

4.4 Architecture exploration

Since ADRES is a template for a CGRA, architecture variations can be easily derived using the XML-based architecture description language. Architectural aspects such as number of resources, interconnection topologies and number of distributed register files can be easily specified by the description language. This flexibility together with the automatic support from the DRESC framework, allow the exploration of new architectures to find an optimal instance for a given application.

From the architecture instance used for the kernel optimization (mesh-plus connectivity with 12 DRFs), two experiments have been done varying only one architecture parameter and fixing the others. The first experiment consists on modifying the interconnections between FUs. The three instances used are shown in Fig. 8 while the results for each of them, in terms of cycle counts and IPC, are listed in Table 3.

![Fig. 8: Architecture instances (a) Mesh, (b) Mesh-Plus and (c) Mesh-Full.](image)

As expected, the more interconnections between FUs, the less the cycles are needed, due to the fact that there is a better routability between components and therefore, the operations can be easily scheduled. On the other hand this
may lead to more wires and wider multiplexors, which indicates more area, longer delays and higher power consumption.

<table>
<thead>
<tr>
<th>Mesh</th>
<th>Mesh-Plus</th>
<th>Mesh-Full</th>
</tr>
</thead>
<tbody>
<tr>
<td>cycles</td>
<td>IPC</td>
<td>cycles</td>
</tr>
<tr>
<td>filter_mb</td>
<td>35,442.38</td>
<td>9.87</td>
</tr>
<tr>
<td>filter_mb</td>
<td>753,600</td>
<td>11.78</td>
</tr>
<tr>
<td>filter_mb</td>
<td>12,277.06</td>
<td>7.02</td>
</tr>
<tr>
<td>filter_mb</td>
<td>959,886</td>
<td>7.16</td>
</tr>
</tbody>
</table>

Tab. 4: Cycles and IPC for instances with different DRFs.

Fig. 9.: Architecture instances (a) No local DRFs, (b) 4 shared local DRFs and (c) 12 local DRFs.

<table>
<thead>
<tr>
<th>No DRFs</th>
<th>4-Shared DRFs</th>
<th>12-DRFs</th>
</tr>
</thead>
<tbody>
<tr>
<td>cycles</td>
<td>IPC</td>
<td>cycles</td>
</tr>
<tr>
<td>filter_mb</td>
<td>129,067.62</td>
<td>7.01</td>
</tr>
<tr>
<td>filter_mb</td>
<td>33,145.70</td>
<td>10.96</td>
</tr>
<tr>
<td>filter_mb</td>
<td>890,263</td>
<td>12.13</td>
</tr>
<tr>
<td>filter_mb</td>
<td>1,740.72</td>
<td>10.05</td>
</tr>
<tr>
<td>filter_mb</td>
<td>18,377.94</td>
<td>10.48</td>
</tr>
<tr>
<td>filter_mb</td>
<td>852,080</td>
<td>8.93</td>
</tr>
</tbody>
</table>

ACKNOWLEDGMENT

The authors wish to thank IMEC for supporting the student internships which made this work possible, and for providing access to the tools.

REFERENCES