SPARX - A Side-Channel Protected Processor for ARX-based Cryptography

Florian Bache*, Tobias Schneider†, Amir Moradi†, Tim Güneysu*‡
*University of Bremen, Germany
†Horst Görtz Institute for IT Security, Ruhr-Universität Bochum, Germany
‡Cyber Physical Systems, DFKI GmbH, Bremen, Germany
Email: {florian.bache, tim.gueneysu}@uni-bremen.de, {tobias.schneider-a7a, amir.moradi}@rub.de

Abstract— ARX-based cryptographic algorithms are composed of only three elemental operations — addition, rotation and exclusive or — which are mixed to ensure adequate confusion and diffusion properties. While ARX-ciphers can easily be protected against timing attacks, special measures like masking have to be taken in order to prevent power and electromagnetic analysis. In this paper we present a processor architecture for ARX-based cryptography, that intrinsically guarantees first-order SCA resistance of any implemented algorithm. This is achieved by protecting the complete data path using a Boolean masking scheme with three shares.

We evaluate our security claims by mapping an ARX-algorithm to the proposed architecture and using the common leakage detection methodology based on Student's $t$-test to certify the side-channel resistance of our processor.

I. INTRODUCTION

Security plays a major role in many applications of the upcoming Internet of Things (IoT), in particular when security-critical digital devices are also potentially exposed to physical attacks, such as side-channel analysis (SCA) and intentional fault-injection. In this regard, the security system designer is often faced with two contradictory challenges. On the one hand, he is required to build and integrate a robust cryptographic subsystem that is efficient but resistant against any type of (physical) attack. On the other hand, he must create a lifetime-secure but agile system with included migration paths to allow updates of cryptographic components in the field, if necessary. While the first requirement indicates a hardware implementation that combines computational efficiency and physical protection, the second update criterion demands a software-like implementation. In this context Field-Programmable-Gate-Arrays (FPGA) can be one viable solution for some situations, but in many lightweight contexts (e.g., Smart Cards) they are not applicable for several reasons. Hence, for a conventionally combined setting (i.e., using hardware-software co-design) the implementation of a holistic security concept is far from trivial and requires particular care and security expertise from both hardware and software engineers.

A. Contribution

In this work, we present a novel co-processor subsystem that is designed as an Application-Specific Instruction-Set Processor (ASIP) for a specific class of cryptosystems with inherent hardware resistance against side-channel analysis. More precisely, our architecture and instruction set follows principles from the “Threshold Implementation” (TI) concept that is known to provide provable security against power side-channel analysis. As an ASIP it can be loaded with software implementations of different symmetric ARX-based cryptographic primitives, such as stream and block ciphers or hash-functions without the need for adaption of the hardware. We show that a prototype of our design including a software implementation of Speck is not only secure against first-order side-channel analysis and timing attacks but can be realized at moderate costs that are even comparable against pure (protected) hardware implementations. Note that the hardware is designed to completely counter the aforementioned side-channel attack which significantly relaxes the requirements for software engineers to handle complex constraints of physical side-channel security.

B. Related work

While we provide the first ASIP specifically built for ARX-based symmetric cryptosystems, the authors of [1] had previously reported on an approach to protect an existing microcontroller architecture with a power side-channel countermeasure - yet without practical evaluation. The work [2] provides a dedicated accelerator for ARX-based cryptography, which does not include a consideration on physical attacks. Finally, we refer to the proposals for side-channel resistant (hardware) implementations of ARX-based constructions as reported in [3], [4].

II. PRELIMINARIES

A. ARX Algorithms

ARX-based cryptography is denoting a set of symmetric constructions that are purely based on Additions (mod $2^n$), Rotations and XOR (ARX). In [5] the set of ARX operations was proven to be functionally complete over $\mathbb{Z}_{2^n}$. The main advantage of ARX cryptosystems is their compact and fast instantiation on most instruction-set architectures, including resistance against timing attacks by design. Examples for
ARX-based constructions are the block ciphers FEAL, Threefish or Speck; the stream ciphers Salsa20, ChaCha, HC-128 or the hash functions BLAKE and Skein. While there is a wealth of different ARX-constructions, we will focus in this work on the Speck block cipher and the Salsa20 stream cipher as case studies.

Speck: Speck is a recently proposed and lightweight ARX-based block cipher optimized for software implementations presented in [6]. It is specified for block sizes between 32 and 128 bit and uses key sizes between 64 and 256 bit. The operand length for the elemental ARX-operations is half of the block size. In each round, the state is updated using a very simple Feistel-like function, defined as

\[ x_{i+1} = ((x_i \gg \alpha) + y_i) \oplus k_i, \]
\[ y_{i+1} = x_{i+1} \oplus (y_i \ll \beta), \]

where \((x_i, y_i)\) is the current state, \(k_i\) is the round key, and \(\alpha\) and \(\beta\) are constants. The Speck key schedule is very similar to its round function and is computed as

\[ l_{i+m-1} = (k_i + l_i \gg \alpha) \oplus i, \]
\[ k_{i+1} = k_i \ll \beta \oplus l_{i+m-1}. \]

where \(m\) is the chosen number of key words, \((l_{m-2}, \ldots, l_0, k_0)\) is the key and \(k_i\) is the \(i\)th round key.

Salsa20: Salsa20 is a lightweight ARX-based stream cipher presented in [7] and a final candidate in the eSTREAM hardware profile. The keystream is generated by calculating a hash of the 256-bit key, a 128-bit constant, a 64-bit nonce and a 64-bit block number using the Salsa20 hash function.

In TI, every sensible intermediate state is split up into \(n\) shares with the property \(x = \bigoplus_{i=1}^{n} x_i\). This relates to an \(n-1\)-order Boolean masking scheme which is advantageous for linear functions \(L(\cdot)\) as they can be applied to each share separately to compute \(L(x)\). However, most cryptographic algorithms contain non-linear functions, e.g., an Sbox or modular addition for ARX schemes. To this end, a TI representation of these non-linear functions has to be constructed in compliance with the three properties correctness, non-completeness, and uniformity. The first property indicates that the shared representation of the non-linear function computes the correct results of the non-linear functions in a shared form. Non-completeness (for higher-order TI \(d\)-th-order non-completeness) requires that every component function is independent of at least one input share. One assumption of TI is uniformly shared inputs for each shared function. Since the outputs of these functions are usually inputs to another shared function, it is desirable that the output of such a function is also uniform. This can be achieved by carefully constructing the component functions or with the addition of fresh randomness.

III. DESIGN CONSIDERATIONS AND TECHNICAL DESCRIPTION

Our system is designed as a generic and intrinsically SCA-protected co-processor platform for ARX ciphers. It supports...
arbitrary ARX algorithms by updating the program code, without the need for adapting the hardware design. In particular, we merge the concept of the TI countermeasure into our SPARX microarchitecture instead of applying it to a dedicated cipher implementation. For this purpose, we designed an application-specific CPU (AsIP) with a TI-protected ARX-ALU that is provably secure against first-order attacks (using \( d = 3 \) shares). Certainly, higher-order attacks can also be prevented by increasing \( d \) at higher hardware costs. Our system is designed to separate any (SCA-critical) data flow from the control flow.

The fourfold pipelined architecture is based on a RISC approach and incorporates two separate ALUs. The side-channel protected ALU performs all elementary ARX operations on a protected register file with direct access to a source of randomness that is required for the addition operation. We further identified that a dedicated unprotected ALU, which operates on a dedicated register file, is beneficial to increase the overall performance at reasonable costs. Load and store instructions are available for moving data between the RAM and the register files. The high-level structure of SPARX is provided in Fig. 1.

![High-Level Block Diagram of SPARX](image)

**A. Protected ARX-Specific ALU**

The main ALU operates on triple-shared 32-bit words and is used for all calculations on the sensitive state of the implemented ciphers. It consists of a TI-protected adder, an \( \text{xor} \) and a rotation unit and is connected to a dedicated register file. Because both, the \( \text{xor} \) and rotation operations are linear, ensuring that each share is processed independently is sufficient for the masked implementation. However, addition in \( \mathbb{Z}_{2^{32}} \) is non-linear. The construction of a TI-conform shared representation of the addition is non-trivial. We therefore refer to the discussion of this issue in [18]. Schneider et al. proposed two different types of addition circuits for Boolean-masked values which follow the TI principle. For our purpose, we use a similar variant of their proposal based on the ripple-carry adder as it is far more area-efficient for lightweight application than their presented Kogge-Stone adder, while only requiring four bits of fresh randomness per operation. In addition, we found that a slight modification of the original blinded addition circuit can enhance the versatility of our processor. More precisely, in [18] the additions only take the two summands as input and no initial carry. However, it is easily possible to tweak the original design to include this capability without breaching the security assumptions. To this end, we require that the input carry is uniformly shared, which is implicitly given if it is the output carry of a previous addition. As the output carry shares are not independent of their related sum bits they must not be used as joint inputs to a shared function. Our design accounts for that by only using the carry bits for adding multiple 32-bit blocks. With this tweaked adder, our processor can support multi-precision addition of inputs larger than 32 bits (e.g., for Speck128/256, Blake2b or Threefish) without negatively affecting the performance of the single-limb 32-bit addition.

Note that the adder is the slowest element in the overall design, requiring 32 cycles to complete one 32-bit addition. In order to still allow for high throughput the module is provided with a separate clock running at double the frequency of the main clock. This reduces the latency of one addition to 16 cycles. In order to increase the CPU’s resource utilization, the adder is connected asynchronously to the rest of the processor using two instructions: one for starting the addition and one for retrieving the result. The retrieve instruction returns the current state of the addition, regardless of whether the operation has finished or not. It is the responsibility of the programmer or compiler to ensure that a retrieve operation is only issued after at least 16 cycles have passed since the addition has started. This task is trivial and can easily be automated because in every cycle exactly one new instruction is fetched.

In order to further increase the throughput of SPARX four parallel addition units were instantiated. This reduces the average number of required clock cycles per addition from \( 16 + 2 = 18 \) to \((16 + 8)/4 = 6\) including the time needed for the add- and retrieve-instructions. Incorporating more than four adders provides diminishing returns in performance and could not be efficiently exploited by most ARX algorithms.

**B. Auxiliary General-Purpose ALU**

For increased efficiency, SPARX contains an unprotected 8-bit auxiliary ALU that supports general purpose arithmetic and logical operations in particular for control flow operations. It provides single-cycle addition, subtraction, \( \text{and} \), \( \text{or} \) and \( \text{xor} \) operations, each with either two register operands or one register and one immediate value. Furthermore, the auxiliary ALU can be used to compute counters and flags to control the key-independent program flow, without occupying the main TI-adders. It can also safely calculate round constants and other inputs to the cryptographic algorithm. Sensitive data cannot be leaked by the auxiliary ALU, because there is no connection between the protected register file and the unprotected ALU. Unmasked data can be loaded from and stored in the RAM to enable interaction with the control flow from outside of the CPU. This is useful to dynamically select a cipher algorithm or to generate an “encryption-done” flag for an external main CPU.
C. Data and Control Flow

SPARX is designed based on a standard RISC architecture. The pipeline is composed of four stages, namely Fetch, Decode, Execute and Writeback. The design relies on single-cycle read-latency memory and therefore uses neither data-nor instruction-caching. The architecture does not incorporate a stack or call and return operations to enable function calls, as cryptographic primitives do not benefit from this in general. It does, however, support branches and loops which can reduce the code size for round-based algorithms – like ARX ciphers – significantly. In order to control the program flow, two branching operations are implemented: an unconditional jump and a branch-not-zero (bnz) instruction. The condition for the bnz instruction is generated by comparing the result of the general purpose ALU operations to zero. Masked data cannot be used as input to this process, which ensures that the execution times of all programs running on the proposed architecture are data independent, rendering the design resistant to timing-attacks. In conclusion, there are no operations that stall or flush the pipeline, which results in a throughput of one instruction per cycle.

D. Memory Configuration

Our SPARX processor is based on a Harvard architecture, i.e., it has as separate program and data memory. This enables increased instruction throughput without requiring another memory port and cleanly supports different widths for data and instruction words.

Each instruction word is encoded in 16 bits so a program memory of the same width can easily provide one instruction per cycle. The program memory size is limited to 4096 words. For comparison, our implementations of Speck and Salsa20 need 113 and 310 instruction words respectively. The data port width is 96 bit to natively support access to 32-bit masked values. Only direct addressing of RAM data is supported. The amount of RAM is not fixed but the instruction-word width limits its size to 512 96-bit words. Besides for buffering data, the RAM is also used as IO interface.

In order to improve the throughput while keeping the number of pipeline stage reasonably low, the processor has access to dedicated registers. However, it is imperative to isolate the masked sensitive data from the unmasked general purpose data in order to prevent information leakage. To this end, two separate register files were implemented in the proposed architecture. The eight general purpose registers are 8 bit wide and can be used for storing rotation offsets, round constants, counters or flags. The second register file is used as a working memory for the sensitive data words SPARX is operating on such as the key, the plaintext and the ciphertext. The number of shared registers had to be considered carefully because each register is 96 bit wide and therefore costly in terms of hardware resources. In order to maximize the utilization of the four adders, up to eight operands / registers are optimal. While some ARX-algorithms could benefit from more than eight registers, the extra hardware cost does not pay off for most scenarios. As an example, Salsa20’s throughput could be increased by 12% when 12 registers are available but, according to our benchmarks as described in Section V, at an additional area cost of more than 16%.

E. Data Separation

In order to ensure SCA-protection for arbitrary ARX-implementations, information flow from the protected data to the unprotected auxiliary data must be prohibited. Otherwise, information could be leaked although the ARX-primitives have been securely implemented. This is ensured by instantiating separate registers for the critical masked data and the auxiliary non-masked data.

The protected xor module operates on either two masked values or one masked and one non-masked input. In both cases masked output values are generated. This feature can significantly improve performance for algorithms relying on round constants: Because the constants are public and do not need to be protected they can be computed using the general purpose ALU instead of the slower, more restricted ARX ALU. The xor of the non-masked value B and the shared value \( A = A_1 \oplus A_2 \oplus A_3 \), which is internally represented as the triple \( A = (A_1, A_2, A_3) \), can be computed as \( A \oplus B = (A_1, A_2, A_3 \oplus B) \). The resistance of SPARX against SCA is not harmed during this operation because only one share of the masked value is modified by the linear and invertible xor function.

For the rotation, the value to rotate is always masked while the rotation offset is non-masked. This is not an issue as long as the offset does not depend on secret information. Preventing information flow from the masked to the non-masked data through main memory access is not enforced in hardware. Hence, the compiler must ensure that sensitive data is never loaded into non-masked registers.

IV. IMPLEMENTATION

In this section we describe the technical hardware instantiation of the SPARX processor and a set of ARX-based ciphers in software.

A. Hardware Instantiation of the SPARX Processor

The instruction set architecture of SPARX was specified using the Language for Instruction Set Architecture (LISA) in version 2.0. In order to develop a working prototype of the processor, Synopsis Processor Designer was used to generate HDL code, an assembler and a simulator for the proposed architecture. The rotate-module, the TI-adder and the required RNG-component were hand-coded in VHDL because LISA does not directly support these structures or the generated code was inefficient.

B. SPARX-Compliant Cipher Implementations

Two ciphers were implemented for SPARX as case studies.
**Speck:** The Speck variant with a 64 bit state and 128 bit key that uses 27 rounds when mapped to the platform. In a straightforward implementation of Speck only two additions, one for the round function and one for the key schedule, are computed per round such that two of SPARX’ four TI-adders remain unused. For improved resource utilization, block parallelism with Speck can be used that performs three encryptions and computes the key schedule at once. In our implementation, the rotation of \( x_i \) is performed in each round first, after which the additions are started. While the adders are operational, the \( y_i \) are bitwise rotated, the round counter is incremented, \( l_i \) is stored in the main memory and \( l_i +1 \) is loaded into a register. While load/store-operations are necessary due to SPARX’ limited register count, they do not reduce the throughput because the following computations have to wait for the result of the addition either way. After retrieving the addition result, the rest of each round is computed. Our Speck implementation consists of 113 16-bit instruction words and can encrypt three 64-bit words in 1057 cycles.

**Salsa20:** As the Salsa20 round function operates on four independent columns, its implementation can directly utilize the four addition units of SPARX. Except for the first four words updated in each round, every word depends on the previous computations, which limits the possibilities for re-ordering the operations with respect to latency of our TI-adder. The 16-word state of Salsa20 is too large to fit into the register file but virtually all necessary load/store-operations can be performed while waiting for the adders. Because every other round operates on rows instead of columns, two rounds of Salsa20 were unrolled in order to avoid the overhead associated with transposing the state. The resulting program contains 310 instructions and takes 2937 cycles to compute 512 bit of key-stream.

**V. Evaluation**

In this section we evaluate the SCA protection of the proposed architecture, provide size and performance figures and compare them to previous publications.

**A. Leakage**

As stated in the preliminaries, correctly implemented TI-based masking provides provable resistance against power- and EM-attacks. In practice however, ensuring that the TI requirements are actually met in the synthesized design can be difficult, especially for more complex architectures. In order to practically assess SPARX’ resistance against SCA attacks, we made use of a SAKURA-G board [19] as an SCA evaluation platform. The design was mapped to a Xilinx Spartan6 XC6SLX75 FPGA, and a 4-round version of our Speck implementation was realized as the target ARX algorithm. Such a reduced-round implementation has been chosen to shorten the power traces in order to accelerate the measurement and evaluation processes, while still utilizing all the processor’s components. The power traces have been collected by a digital oscilloscope at a sampling rate of 500 MS/s while the design was clocked at a frequency of 3 MHz thereby obtaining clear traces with minimal level of noise where the power peaks of adjacent clock cycles are not overlapping.

As the evaluation metric, we applied a leakage detection scheme instead of an arbitrary attack vector. The non-specific t-test – known as fixed versus random t-test – has been employed to examine the ability of the design to prevent SCA leakages. For more detailed information we refer to the original articles [20], [21]. For such an evaluation, we collected 10 million power traces, one of which is shown in Figure 2a. The t-test results at first and second orders are shown in Figure 2, which confirm the robustness of our construction against first-order attacks. Since first-order TI is the underlying masking scheme, the design expectedly exhibits (although small) higher-order leakages, which should in practice complicate the feasibility of higher-order SCA key-recovery attacks.

![Sample trace](image)

![1st-order t-test](image)

![2nd-order t-test](image)

Fig. 2. A sample power trace, and the result of “fixed versus random” t-test using 10 million traces

**B. Performance and Size**

The performance of SPARX was evaluated for two different target architectures: a Xilinx Spartan-6 FPGA and the Faraday 180 nm ASIC process. The bitstream for the FPGA was generated using Xilinx ISE 14.7 with the optimization goal speed. In order to prevent the mapping tool from using the same LUT to compute functions on bits of independent shares, and thereby violating the TI requirements, the design hierarchy was
maintained during synthesis. This resulted in a total number of 1519 used slices and a maximum clock-frequency of 112 MHz. The ASIC netlist was created with Synopsis Design Compiler 2010.12. To ensure that the security assumptions are not violated, ungrouping, flattening and register re-timing were disabled for the synthesis. The total number of cells required by the design amounts to 40358 NAND-gate equivalents. The sizes of SPARX’ main modules for the ASIC as well as the FPGA process are provided in Table I. In the FPGA results, slices that are used in more than one module, are counted multiple times.

The throughput of our Speck implementation is 20.3 Mbit/s on the FPGA and 75.7 Mbit/s on the ASIC, while the Salsa20 core can encrypt 19.5 Mbit/s or 69.7 Mbit/s, respectively.

**Comparison:** While, to our knowledge, the proposed design is the first side-channel resistant, flexible ARX accelerator, several hardware implementations of ARX ciphers have been introduced in the literature. In [4] a 99-slice SCA-resistant Speck implementation for FPGAs with a throughput of 9.7 Mbit/s is presented. The unprotected Speck implementation proposed in the same contribution achieves a performance of 10.1 Mbit/s using 42 slices. The authors of [22] present several unprotected 180nm-implementations of Salsa20 that are optimized towards either area or throughput. Their balanced iterative design can generate 255 Mbit/s at 23.4 kGE.

The unprotected high-performance ARX-accelerator CoARX [2] can generate a Salsa20 keystream at a rate of 1.93 Gbit/s running at 700 Mhz. CoARX achieves this speed when synthesized in a 90 nm process costing 95 kGE. While the algorithm running on CoARX can be selected via software, the supported algorithms must already be known at (hardware-) design time in contrast to our approach.

**VI. CONCLUSION**

In this paper we propose a flexible ARX-ASIP that intrinsically protects all implemented algorithms against timing and first-order side-channel attacks. The resistance of our implementation was verified practically by applying a well-established leakage detection scheme. The proposed architecture enables support for multiple ARX algorithms such as block cipher, stream ciphers and hash functions at the same time and permits updating of cryptographic algorithms in the field, while keeping the cost for securely adapting the software to changing requirements minimal.

**REFERENCES**


