Bounding Deadline Misses in Weakly-Hard Real-Time Systems with Task Dependencies

Zain A. H. Hammadeh, Rolf Ernst
TU Braunschweig, Germany
{hammadeh, ernst}@ida.ing.tu-bs.de

Sophie Quinton
Inria Grenoble, France
sophie.quinton@inria.fr

Rafik Henia, Laurent Rioux
Thales Research & Technology, France
{rafik.henia, laurent.rioux}@thalesgroup.com

Abstract—Real-time systems with functional dependencies between tasks often require end-to-end (as opposed to task-level) guarantees. For many of these systems, it is even possible to accept the possibility of longer end-to-end delays if one can bound their frequency. Such systems are called weakly-hard.

In this paper we provide end-to-end deadline miss models for systems with task chains using Typical Worst-Case Analysis (TWCA). This bounds the number of potential deadline misses in a given sequence of activations of a task chain. To achieve this we exploit task chain properties which arise from the priority assignment of tasks in static-priority preemptive systems. This work is motivated by and validated on a realistic case study inspired by industrial practice and derived synthetic test cases.

I. INTRODUCTION AND RELATED WORK

Timing performance analysis of real-time systems with concurrently executing task chains is notoriously difficult due to the complexity of timing interference between tasks. This is all the more true when task chains are derived from communicating threads [9]. In this paper, we are interested in the analysis of end-to-end guarantees for weakly-hard systems with task dependencies, i.e., systems for which it is possible to accept the possibility of end-to-end deadline misses if one can bound their frequency [1].

We present a method to compute end-to-end deadline miss models for static-priority preemptive systems with task chains. This bounds the number of potential deadline misses in a given sequence of executions of a task chain. Our approach is an extension of Typical Worst-Case Analysis (TWCA) [8], [10], for which we exploit task chain properties derived from the priority assignment of tasks in a way similar to [9].

To the best of our knowledge, there is no state-of-the-art method for the computation of weakly-hard guarantees in real-time systems with task dependencies.

Extensive research has focused on the schedulability analysis of hard real-time systems with task dependencies. This includes approaches focusing on offset analysis [2] but also more general precedence models [3]. In [9], an upper bound on the end-to-end latency of task chains in real-time systems is presented, on which we will base our work in this paper.

In contrast, there is little in the literature regarding the analysis of weakly-hard systems. Initial attempts [4], [1] can only handle periodic tasks (or sporadic tasks but using a coarse interarrival time model) and no task dependencies. Recent work has focused on providing guarantees for systems with more complex activation patterns [8], [5], [10] and [6], mostly relying on the so-called TWCA approach. None of these, however, can handle task dependencies.

The paper is organized as follows: Section II introduces our system model and formulates the problem that we address. Then, Section III explains the basic principles of TWCA. Section IV proposes an improved version of the worst-case latency analysis of [9] which we use in V for the core contribution of our paper. Finally, Section VI shows our experimental results while Section VII proposes some conclusions.

II. SYSTEM MODEL

We consider uniprocessor systems consisting of a finite set of m disjoint task chains scheduled according to the Static Priority Preemptive (SPP) scheduling policy. A task chain is a sequence of distinct tasks which activate each other. Tasks in a system are required to belong to exactly one chain1. Formally, a task chain σa, a ∈ [1, m], is defined by a finite sequence (τa1, τa2, ..., τan) of distinct tasks for some n ∈ ℕ+, meaning that the output of τai is connected to the input of τai+1 for i ∈ [1, n − 1]. Every task chain σa is assigned an activation model (see definition below) defining the frequency of arrival at the input of τa1; and a relative deadline Da.

The tasks in σa are denoted τai, τaj etc. Task τai denotes the i-th task in task chain σa. The number of tasks in σa is denoted na. The first task in σa is called the header task of σa and the last one is called its tail task.

Figure 1 shows an example system with two task chains: σa = (τa1, τa2, τa3, τa4, τa5, τa6), σb = (τb1, τb2, τb3).

We denote C the set of task chains. This set is partitioned into SC and AC, which contain respectively the synchronous and asynchronous chains. Synchronous and asynchronous chains are specified in the same way but behave differently at execution: In a synchronous chain σa, an incoming activation cannot be processed until the previous instances of σa have finished [9]. In an asynchronous chain σb, an incoming activation is processed independently from previous instances.

The activation models of task chains are defined using arrival curves as in e.g. [7], i.e., functions ηa, ηb : ℕ → ℕ such that for any time window ΔT, ηa(ΔT) defines the

1To analyze systems that are not only made of disjoint task chains but also contain forks and joins (but no cycle), one can additionally define paths, i.e., sequences of distinct task chains. This is out of the scope of this paper.
maximum number of activations of tasks in overload chains, which may arise from transient overload, increasing chain latencies which may cause deadline misses, hence their name: overload chains. We assume that the set of overload chains is identified and denoted \(C_{\text{over}}\).

**Definition 1.** A deadline miss model for a task chain \(\sigma_b\) is a function \(dmm_b : \mathbb{N}^+ \rightarrow \mathbb{N}\) such that \(dmm_b(k)\) bounds the maximum number of deadline misses in a window of \(k\) consecutive executions of \(\sigma_b\).

In this paper, we address the problem of computing DMMs of task chains in systems which contain overload task chains.

### III. Principle of Typical Worst-Case Analysis

Typical Worst-Case Analysis (TWCA) is a technique to compute deadline miss models which bound the number of deadline misses in a sequence of activations of a given task. TWCA applies to systems of independent tasks which may occasionally miss deadlines due to overload tasks. We recall here the principle of TWCA and refer to [10] for more detail.

Formally, a Deadline Miss Model (DMM) for a task \(\tau_i\) is a function \(dmm_i : \mathbb{N}^+ \rightarrow \mathbb{N}\) such that \(dmm_i(k)\) bounds the maximum number of deadline misses that \(\tau_i\) may experience out of a sequence of \(k\) consecutive executions. The DMM computation is based on the analysis of unschedulable combinations, i.e., sets of overload tasks which, when activated together, may lead to a deadline miss. More formally, a combination, denoted \(\bar{c}\), is a set of overload tasks. \(\bar{c}\) is schedulable (with respect to \(\tau_i\)) if an instance of \(\tau_i\) is guaranteed to meet its deadline as long as only tasks in \(\bar{c}\) experience overload activations in its level-\(i\) busy window, where a level-\(i\) busy window is a maximal time interval during which the processor has activations of \(\tau_i\) or higher priority tasks pending.

Let us consider a sequence of \(k\) activations of a given task \(\tau_i\) and focus on the computation of \(dmm_i(k)\). Note that the sequence may span multiple busy windows. The activation model of the overload tasks bounds the number of activations of these tasks (also called overload activations) which may arrive during the considered sequence. Assuming we have all unschedulable combinations at hand, the problem is then to find how to assign overload activations to busy windows so as to pack as many unschedulable combinations as possible into the level-\(i\) busy windows under consideration. Therefore the problem becomes a multi-dimensional knapsack problem.

**Example.** Figure 2 illustrates two possible packings of overload activations into 5 busy windows. Every row corresponds to one overload task while every column corresponds to one busy window of \(\tau_i\). The number of activations per line is constrained by the activation models of the overload tasks. The number of deadline misses associated to a given packing depends on how many columns are unschedulable combinations. Here, any combination containing more than one task is unschedulable.

So far, TWCA can only handle independent tasks. In the rest of this paper we show how the state-of-the-art approach can be generalized to systems with task chains.
IV. LATENCY ANALYSIS REVISITED

Let us first revisit the worst-case latency analysis of systems with task chains [9]. Consider two chains $\sigma_a$ and $\sigma_b$. To quantify the interference of $\sigma_a$ on $\sigma_b$ we distinguish two cases:

1) some tasks in $\sigma_a$ have lower priority than all tasks in $\sigma_b$; in that case, $\sigma_a$ will be blocked by $\sigma_b$ every time it reaches one of those tasks.

2) In any other case, $\sigma_a$ is said to arbitrarily interfere with $\sigma_b$. This means that every time $\sigma_a$ is triggered, we suppose that it may entirely execute before $\sigma_b$ can be scheduled again. As we will see later, there is no guarantee however that this will happen.

**Definition 2.** A chain $\sigma_a$ is said to be deferred by chain $\sigma_b$ if
\[ \exists i \in [1, n_a], \pi_a^i < \min\{\pi_b^j\}_{j=1}^{n_b} \]
Otherwise it is arbitrarily interfering with $\sigma_b$.

The set of chains deferred by $\sigma_a$ is denoted $DC(b)$ and the set of chains arbitrarily interfering with $\sigma_b$ is denoted $IC(b)$.

For a chain $\sigma_a$ which is arbitrarily interfering with $\sigma_b$, interference on $\sigma_a$ can be directly derived from the number of activations of $\sigma_a$. If $\sigma_a$ is, however, deferred by $\sigma_b$, then interference is defined based on the concept of segment of $\sigma_a$ w.r.t. $\sigma_b$. Intuitively, a segment of $\sigma_a$ w.r.t. $\sigma_b$ represents a subchain of $\sigma_a$ that may interfere with $\sigma_b$.

**Definition 3.** A segment of $\sigma_a$ w.r.t. $\sigma_b$ is a maximal subchain $(\tau_a^1, \tau_a^i+1, \ldots, \tau_a^{i+k})$ of $\sigma_a$, $i \in [1, n_a]$ and $k \in [0, n_a-1]$, with the convention$^2$ that task identifiers should be read modulo $n_a$ and such that
\[ \forall l \in [0, k], \pi_a^{i+l} \geq \min\{\pi_b^j\}_{j=1}^{n_b} \]

Note that we (conservatively) assume that a segment may span over two instances of $\sigma_b$. $S_a^n$ denotes all such segments.

**Example.** Chain $\sigma_a$ in Figure 1 has 2 segments w.r.t. chain $\sigma_b$: $(\tau_a^1, \tau_a^2, \tau_a^3)$ and $(\tau_a^2)$. Note that $\tau_a^1$ and $\tau_a^2$ have lower priority than $\tau_b^1$ and are therefore not part of any segment.

**Definition 4.** The critical segment of a chain $\sigma_a$ deferred by $\sigma_b$, denoted $\sigma_a^{crit}$, is the segment $(\tau_a^1, \tau_a^i+1, \ldots, \tau_a^{i+k})$ of $\sigma_a$ w.r.t. $\sigma_b$ that maximizes computation time, i.e., $\sum_{0 \leq t \leq k} \pi_a^{i+l}$.

**Definition 5.** Consider an asynchronous chain $\sigma_a$. We denote:

- $\sigma_a^{header}$ the subchain $(\tau_a^1, \tau_a^2, \ldots, \tau_a^l)$ where $i \in [1, n_a-1]$ is the smallest integer such that $\tau_a^i+1$ has the lowest priority in $\sigma_a$. If $\tau_a^i$ has the lowest priority then $\sigma_a^{header}$ is empty.

- if $\sigma_a$ is deferred by $\sigma_b$ then we denote $\sigma_a^{header}$ the header segment of $\sigma_a$ w.r.t. $\sigma_b$ defined as the subchain $(\tau_a^1, \tau_a^2, \ldots, \tau_a^l)$ where $i \in [1, n_a-1]$ is the smallest integer such that $\tau_a^i$ has lower priority than all tasks in $\sigma_b$.

We now revisit the worst-case latency analysis introduced in [9] and propose a description that is similar to worst-case response-time analysis as explained in [8].

$^2$That is, if $i + l > n_a$ then it should be read $(i + l) \mod n_a$.

**Definition 6.** A $\sigma_b$-busy-window is a maximal time interval during which (at least) one instance of $\sigma_b$ is pending, i.e., it has been activated but has not finished yet.

**Definition 7.** The $q$-event busy time of a chain $\sigma_b$ is the maximum time it may take to process $q$ activations of $\sigma_b$ within a $\sigma_b$-busy-window starting with the first of these $q$ activations.

**Theorem 1.** The $q$-event busy time of $\sigma_b$ is bounded by
\[ B_b(q) = q \times C_b + \max(0, \eta_a^b(B_b(q)) - q) \times C_{\sigma_b^{header}} \]
+ $\sum_{s \in AC \cap DC(b)} \eta_a^s(B_b(q)) \times C_s$
+ $\sum_{s \in IC\cap DC(b)} \eta_a^s(B_b(q)) \times C_{\sigma_b^{header}}$ + $\sum_{s \in SCC\cap DC(b) \cap DC(b)} C_s$
\[ \eta_a^b(B_b(q)) \times C_{\sigma_b^{header}} + \sum_{s \in SC\cap DC(b)} C_s \]
(1)

where $C_s$ denotes the sum of the execution time bounds of the tasks in segment or chain $x$.

**Proof.** The above equation is made of five components:

1) The first line corresponds to the time needed to actually perform the $q$ computations;

2) The second component accounts for the interference of additional activations of $\sigma_b$ which may arrive while the $q$ activations under consideration are being processed. Note that these instances will at most interfere until they have to execute the lowest priority task in $\sigma_b$. This component only applies to asynchronous chains;

3) The third element represents the interference from arbitrarily interfering chains, synchronous or asynchronous;

4) The fourth line deals with interference from deferred, asynchronous chains. Instances can arbitrarily queue up which allows the header segment to interfere arbitrarily. For all other segments at most one instance can be backlogged because tasks between segments have lower priority than tasks within segments. Each such instance can interfere for at most one segment (see below).

5) The fifth component in the equation accounts for the interference from deferred, synchronous chains. Here only one instance per chain may interfere for at most one segment (see below). \[ \square \]

The correctness of the last two components in Equation (1) relies on the following property.

**Lemma 1.** Tasks of a chain $\sigma_a$ that are in different segments cannot execute instances corresponding to the same chain instance in the same $\sigma_a$-busy-window.

**Proof.** Segments are maximal sequences of tasks with a priority higher than or equal to the lowest priority task, say $\tau_a^1$, in $\sigma_a$. This means that between two segments of $\sigma_a$ there is at least one task, say $\tau_a^1$, that has lower priority than $\tau_a^b$. In order to execute these two segments for the same instance of $\sigma_a$, one has to execute $\tau_a^1$. Since $\tau_a^1$ has lower priority than all
The tasks in σₐ, this can only happen after σₐ closes its current σₐ-busy-window.

**Theorem 2.** The maximum number of activations of σₐ in a σₐ-busy-window is

\[ Kₐ = \min\{q ≥ 1 \mid Bₐ(q) ≤ δ_b^{-1}(q + 1)\} \]

The latency of a task chain σₐ is bounded by

\[ WCLₐ = \max_{q ∈ [1, Kₐ]} \{Bₐ(q) - δ_b^{-1}(q)\} \]

**Proof.** This proof proceeds exactly as the proofs in [8]. □

The main objective of TWCA is to bound the number of deadlines misses of a task chain σₐ which may be caused by an activation at the input of an overload task chain σₐ. For that, we need to know how many σₐ-busy-windows a instance of σₐ may span.

We already know that, in a chain σₐ, the execution of tasks corresponding to the same instance of σₐ cannot take place in the same σₐ-busy-window if those tasks are in different segments. This implies that an instance of σₐ spans over at least as many σₐ-busy-windows as there are segments of σₐ w.r.t. σₐ.

Note that there is no guarantee that a segment of σₐ will be executed within one σₐ-busy-window. As an example, in Figure 3 the execution of segment \( (τ₁, τ₂, τ₃) \) spans over two σₐ-busy-windows. We therefore introduce the notion of **active segment**, which applies to subsegments which are guaranteed to be executed in the same σₐ-busy-window.

**Definition 8.** An active segment of σₐ w.r.t σₐ is a subchain³ of a segment \( (τᵢ, τᵢ₊₁, ..., τᵢ₊ₖ) \) of σₐ where \( i ∈ [1, nₐ] \) and \( k ∈ [0, nᵢ - i] \) such that

\[ \forall l ∈ [1, k], \piᵢ₋₁ ≥ πᵢ^{tail} \]

where \( πᵢ^{tail} \) denotes the tail task of σₐ.

**Example.** In Figure 1, chain σₐ has three active segments: \( (τ₁, τ₂), (τ₃), (τ₄) \).

**Lemma 2.** The execution of an active segment of σₐ w.r.t. σₐ cannot span over more than one σₐ-busy-window.

³Here, \( i + l \) is always smaller than or equal to \( nₐ \).

---

**Proof.** Once the execution of an active segment of σₐ w.r.t. σₐ has started, \( πᵢ^{tail} \) will not be able to execute because the active segment is blocking it or a task preceding it, and therefore the current σₐ-busy-window cannot be closed, until the whole segment has finished executing. □

This lemma is illustrated in Figure 3, where every active segment of chain σₐ executes within one σₐ-busy-window.

Note that an active segment is part of a segment in the sense of Definition 3. As a result, we easily conclude from Lemma 1 and 2 that two active segments of chain σₐ may be executed within one σₐ-busy-window if and only if they are part of the same segment of σₐ.

---

## V. TWCA for Task Chains

We now have all the ingredients needed to show how we extend TWCA to handle task chains. We follow here the same approach as the one for systems with independent tasks explained in Section III. For the rest of the section we suppose given a chain σₐ and \( k ≥ 1 \) and focus on the computation of dmmₐₜ(k), that is, a bound on the number of deadlines that σₐ can miss out of a \( k \)-sequence, i.e., \( k \) consecutive activations. Similar to [10], we assume that there is at most one activation of an overload chain σₐ in a σₐ-busy-window. As a result, we can without loss of generality consider our overload task chains as synchronous.

### A. Combinations for TWCA of task chains

For the case where tasks are independent, a **combination** is defined as a set of overload tasks. The DMM computation based on this definition heavily relies on the fact that one overload activation impacts exactly one busy window. In the context of task chains, we have seen in the previous sections that one instance of a task chain σₐ may span over several σₐ-busy-windows. As a result, the impact of one overload activation is not here limited to one σₐ-busy-window. We have however also shown that the execution an active segment of σₐ is restricted to a single σₐ-busy-window. Hence our choice to define combinations based on active segments rather than tasks or task chains.

**Definition 9.** A combination \( \tilde{c} \) is a set of active segments w.r.t. σₐ such that if two active segments of the same chain σₐ are in \( \tilde{c} \) then they are part of the same segment of σₐ w.r.t. σₐ.

Note that our definition excludes combinations which cannot execute within one σₐ-busy-window based on our definition of segment.

**Example.** There are four possible combinations of the active segments of chain σₐ in Figure 1: \{\( (τ₁, τ₂) \), \( (τ₃) \), \( (τ₄) \), \( (τ₅) \)\}.

**Definition 10.** A combination \( \tilde{c} \) is schedulable (w.r.t. σₐ) if σₐ is guaranteed not to miss any deadline in a σₐ-busy-window in which only the active segments in \( \tilde{c} \) execute (in addition to non-overload chains). Otherwise \( \tilde{c} \) is said to be unschedulable.
B. An ILP formulation for the DMM

Having clarified the notion of combination that we use, we can now state our main theorem, similar to [10].

**Theorem 3.** Let us define $dmm_b(k)$ as

$$\max \left\{ N_b \sum_{\varepsilon \in U} x_{\varepsilon} \mid \forall \sigma_a \in C_{over}, \forall s \in S_a, \sum_{\{e \in U \mid s \in e\}} x_{\varepsilon} \leq \Omega^a_{b} \right\}$$

(2)

where

- $N_b$ is the maximum number of deadlines that $\sigma_b$ can miss in one busy window;
- $U$ is the set of unschedulable combinations;
- $x_{\varepsilon}$ is the variable constraining the number of busy windows that could contain one activation of the $k$-sequence and suffer from an overload corresponding to $\varepsilon \in U$;
- $S_a$ denotes the set of active segments of $\sigma_a$;
- $\Omega^a_{b}$ is the maximum number of activations of $\sigma_a$ which could impact the considered $k$ activations of $\sigma_a$.

Then $dmm_b(k)$ is a DMM for $\sigma_b$.

The formal definition of $N_b$ and $\Omega^a_{b}$ is given below. Because $U$ can be too large to be statically constructed, Section V-C discusses an efficient criterion to determine whether a combination is in $U$. The $x_{\varepsilon}$ are the variables of our ILP program.

**Proof.** Assume that we have $\Omega^a_{b}$ for all chains $\sigma_a$, i.e. the maximum number of activations of $\sigma_a$ which could impact the $k$-sequence. In the worst case, each active segment of $\sigma_a$ also impacts $\sigma_b$, $\Omega^a_{b}$ times. As in Section III, we here also face a multi-dimensional knapsack problem where items correspond to unschedulable combinations and capacities to $\Omega^a_{b}$ for every line $s$ associated with an active segment of overload chain $\sigma_a$. So considering that $x_{\varepsilon}$ stands for the number of times that a combination $\varepsilon$ is used in the packing under consideration, we want to find the packing that maximizes the number of deadline misses of $\sigma_b$ — which is equal to the number of unschedulable combinations used multiplied by the maximum number of deadline misses due to each combination. This packing is constrained by the fact that active segments cannot be used in more combinations than is allowed by their corresponding $\Omega^a_{b}$.

\[ N_b = \# \{ q \in [1, K_b] \mid B_b(q) - D_b(q) > 0 \} \]

**Proof.** The proof proceeds exactly like that of Theorem 2. □

**Lemma 3.** The maximum number $\Omega^a_{b}$ of activations of $\sigma_a$ which could impact the considered $k$ activations of $\sigma_a$ is

$$\Omega^a_{b} = \eta^a_{b} (\delta^a_{k}(k) + WCL_b) + 1$$

**Proof.** Clearly, activations of chain $\sigma_a$ which occur after the first instance of chain $\sigma_b$ in the $k$-sequence is activated and before the last activation in the $k$-sequence finishes may have an impact on the latencies in the $k$-sequence. There are at most $\eta^a_{b} (\delta^a_{k}(k) + WCL_b)$ such activations. In contrast, an instance of $\sigma_a$ which arrives after the last instance of chain $\sigma_b$ in the $k$-sequence has finished does not impact the $k$-sequence. Finally, we have assumed that there is at most one activation of $\sigma_a$ in a $\sigma_b$-busy-window so that at most one activation of $\sigma_a$ before the $k$-sequence can impact it. □

C. Criterion of schedulability

As already mentioned, $U$ can be too large to be statically constructed. We present here an efficient criterion to determine whether a combination $\varepsilon$ is in $U$ or not. Let us reorganize Equation 1 for the multiple busy-time computation to show explicitly the contribution of the overload chains of a combination in the multiple busy time (and the latency) of $\sigma_b$.

\[ B^c_b(q) = q \times C_b + \max(0, \eta^b_{b}(B^c_b(q)) - D_b) \times C_{sh_{b}} \text{ if } \sigma_b \in AC \]

\[ + \sum_{\sigma_a \in AC \cap DC(b)} \eta^a_{b}(B^c_b(q)) \times C_{sh_{a,b}} + \sum_{s \in S_a^b} C_s + \sum_{\sigma_a \in SC \cap DC(b) \cap C_{over}} C_{sh_{a}} \]

(3)

where $r_s^c$ is a Boolean which holds exactly when $s \in \varepsilon$.

A combination $\varepsilon$ is schedulable if $B^c_b(q) - \delta^c_{\varepsilon}(q) \leq D_b$ for all $q \in [1, K_b]$. Now, let us define $L_b(q)$ as follows.

\[ L_b(q) = q \times C_b + \max(0, \eta^b_{b}(L_b(q)) - D_b) \times C_{sh_{b}} \text{ if } \sigma_b \in AC \]

\[ + \sum_{\sigma_a \in AC \cap DC(b)} \eta^a_{b}(L_b(q)) \times C_{sh_{a,b}} + \sum_{s \in S_a^b} C_s + \sum_{\sigma_a \in SC \cap DC(b) \cap C_{over}} C_{sh_{a}} \]

(4)

Then we now have a much simpler sufficient condition for schedulability: $\varepsilon$ is schedulable if

\[ \forall q \in [1, K_b], L_b(q) + \sum_{s \in \Delta_a} \sum_{\varepsilon \in C_{over}} C_s \times r^c_s \leq \delta^c_{\varepsilon}(q) + D_b \]

(5)

We have now shown how we can reuse the ILP solution of [10] for systems with task chains with limited changes.

VI. EXPERIMENTAL RESULTS

We have experimented with a case study directly derived from industrial practice at Thales Research & Technology. The system is a single-core processor scheduled according to SPP. Figure 4 shows the specified task set and the real-time attributes of each task. In the following experiments we focus on providing DMMs for $\sigma_c$ and $\sigma_d$. 

588 2017 Design, Automation and Test in Europe (DATE)
Experiment 1. We first compute the worst-case latency $WCL$ of task chains $\sigma_c$ and $\sigma_d$ as described in Section IV. The analysis results show that the system is not schedulable as $\sigma_c$ can in the worst-case miss its deadline, see Table I.

![Figure 4. Model of our case study. We use the following notations: task chains are specified as $\sigma[d^{-1}(2):D]$ and tasks with $\tau[x:C]$. Chains $\sigma_c$ and $\sigma_d$ are periodically activated while $\sigma_a$ and $\sigma_b$ are sporadic, overload chains.](image)

<table>
<thead>
<tr>
<th>task chain</th>
<th>WCL</th>
<th>$D$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\sigma_c$</td>
<td>331</td>
<td>200</td>
</tr>
<tr>
<td>$\sigma_d$</td>
<td>175</td>
<td>200</td>
</tr>
</tbody>
</table>

**Table I**

$WCL$ of task chains $\sigma_c$ and $\sigma_d$

A second analysis, in which all overload chains are abstracted away, reveals that the system is schedulable and $\sigma_c$ meets its deadline if neither $\sigma_a$ nor $\sigma_b$ are activated. We thus perform TWCA as presented in this paper. The computed DMM of $\sigma_c$ is shown in Table II — $\sigma_d$ is schedulable and therefore does not need a DMM.

<table>
<thead>
<tr>
<th>task chain</th>
<th>DMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\sigma_c$</td>
<td>$dmm_c(3) = 3$, $dmm_c(76) = 4$, $dmm_c(250) = 5$</td>
</tr>
</tbody>
</table>

**Table II**

$dmm(k)$ for task chain $\sigma_c$

Let us provide additional details resulting from this DMM computation. Both chains $\sigma_a$ and $\sigma_b$ arbitrarily interfere with $\sigma_c$ because neither has a task with a priority lower than 1 which is the lowest priority in $\sigma_c$. As a result $\sigma_a$ and $\sigma_b$ have only one segment, respectively $(\tau_a^1, \tau_a^2)$ and $(\tau_b^1, \tau_b^2, \tau_b^3)$. These two segments are also active segments because the priority of the tail task of chain $\sigma_a$ is lower than all priorities in these segments (see figure 4). Therefore no constraints on combining active segments are needed. Our set of combinations thus has three elements: $\tilde{c}_1 = \{ (\tau_a^1, \tau_a^2) \}$, $\tilde{c}_2 = \{ (\tau_b^1, \tau_b^2, \tau_b^3) \}$, and $\tilde{c}_3 = \{ (\tau_a^1, \tau_a^2, \tau_b^3, \tau_b^3) \}$. Based on the schedulability criterion we introduced in the previous section we conclude that $\tilde{c}_3$ is the only unschedulable combination, so in this case the TWCA is fairly simple.

We now want to generalize the results obtained on our industrial case study, while preserving practical relevance. For that purpose, we arbitrarily modify the priority assignment so as to generate random systems with different scenarios.

**Experiment 2.** We arbitrarily assign priorities to show the impact of priority assignments on the schedulability and the deadline miss models. In this experiment we randomly choose 1000 assignments to test our analysis intensively. Figure 5 shows $dmm_c(10)$ and $dmm_d(10)$. Notice first that out of the 1000 assignments generated, chain $\sigma_a$ is schedulable (misses no deadline) 633 times. More interestingly, chain $\sigma_d$ is schedulable only 307 times out of 1000. TWCA in that case is very useful as for more than 500 of the remaining systems it can guarantee that no more than 3 out 10 deadlines can be missed. Note that we have repeated our experiment 30 times and observed similar results.

**VII. Conclusion**

In this paper we present the first method for computing end-to-end deadline miss models for systems with task dependencies, using Typical Worst-Case Analysis (TWCA). This bounds the number of potential deadline misses in a given sequence of activations of a task chain. Our approach addresses uniprocessor systems with Static Priority Preemptive scheduling. We show how state-of-the-art TWCA can be extended using recent results in the analysis of hard real-time systems with task dependencies. Specifically, we show how we can formulate our problem as a knapsack problem. Our approach is validated on a realistic case study inspired by industrial practice and synthetic variants of it.

This paper is an important step towards using TWCA for the practical design of distributed embedded systems.

**References**