Fault Simulation with Parallel Exact Critical Path Tracing in Multiple Core Environment

Maksim Gorev  
Department of Computer Engineering  
Tallinn University of Technology  
Tallinn, Estonia  
Email: maksim.gorev@ttu.ee

Raimund Ubar  
Department of Computer Engineering  
Tallinn University of Technology  
Tallinn, Estonia  
Email: raimund.ubar@ati.ttu.ee

Sergei Devadze  
Department of Computer Engineering  
Tallinn University of Technology  
Tallinn, Estonia  
Email: serega@pld.ttu.ee

Abstract—A novel fault simulation method is proposed, based on exact critical path tracing beyond the Fan-out-Free Regions (FFR) throughout the full circuit. The method exploits two types of parallelism: bit-level parallelism for multiple pattern reasoning, and distribution the fault reasoning process between different cores in a multi-core processor environment. To increase the speed and accuracy of fault simulation, compared with previous methods, a mixed level fault reasoning approach is developed, were the fan-out re-convergence is handled on the higher FFR network level, and the fault simulation inside of FFRs relies on the gate-level information. To allow a uniform and seamless fault reasoning, Structurally Synthesized BDDs (SSBDD) are used for modeling on both gate and network level, and the fault simulation inside of FFRs relies on the gate-level information. To allow a uniform and seamless fault reasoning, Structurally Synthesized BDDs (SSBDD) are used for modeling on both levels. Experimental research demonstrated very promising results in increasing the speed and scalability of the method.

I. INTRODUCTION

Fault simulation is one of the most important tasks in the digital circuit design and test flow. The efficiency of solving other tasks in this field like design for testability, test quality and dependability evaluation, test pattern generation, fault diagnosis relies heavily on the performance and speed of fault simulation. Such a dependence is growing especially in case of large circuits, and hence, the scalability of the fault simulation algorithms is decisive. Accelerating the fault simulation would consequently improve all the above-mentioned applications.

Parallel pattern single fault propagation (PPSFP) concept [1] has been widely used in combinational and full scan-path circuits for fault simulation. Many proposed fault simulation concepts incorporate PPSFP with other sophisticated techniques such as test detect [2], critical path tracing [3], [4], stem region [5] and dominator concept [4], [6]. These techniques have helped to reduce further simulation time. Another trend of fault simulation methods based on reasoning (deductive [7], concurrent [8] and differential simulation [9]) used to be very powerful since they allow to collect all detectable faults (deductive [7], concurrent [8] and differential simulation [9]) inside FFRs.

In this paper we propose a new PECPT method, where we implement two types of parallelism during fault simulation: (1) bit-level parallelism for multiple pattern reasoning, and (2) distributing the compiled computing model among a subset of different CPUs in a multi-core computing environment, so that each processor were responsible for parallel critical path tracing in a related particular sub-circuit area.

Another novelty of the paper is in developing of a mixed level fault reasoning approach, were the problems related to the fan-out re-convergence are handled on the higher FFR network level, using collapsed fault set, and the increased speed and accuracy in fault reasoning is achieved by fault reasoning inside FFRs using additional gate-level simulation data, without fault collapsing.

To speed-up simulation and improve the accuracy of fault reasoning compared with previous methods in [11], [12], we propose here a mixed level PPECPT method based on using of two types of Structurally Synthesized BDDs (SSBDD).

Since during a single run of parallel analysis of patterns throughout the circuit we process all the faults in the circuit, we can say that the approach we propose is exploiting concurrency in three dimensions: pattern dimension, fault dimension and computing model dimension, where the pattern and fault parallelism is utilized using each single CPU core, while computing model concurrency is achieved exploiting multiple CPUs. Compared to the traditional approaches which can use only pattern- and fault-parallelism in multi-CPU systems (at the bit and system level, respectively), such a new dimension addition gives further possibilities to speed up fault simulation in multi-processor systems.

The availability of parallel execution environments such as multi-processor system on chips (MPSoCs), multicore processors and GPGPU devices provides a possibility for concurrent execution of the same algorithm for different data or for different parts of the same algorithms and the same data. This is done to utilize the available new hardware resources, as well as to speed up execution in comparison to uniprocessor system. In the landscape of fault simulation, where this paper is targeted, the growing size and complexity of digital circuits also requires speed up of available algorithms.

The rest of the paper is organized as following. In Section 2 we present the theoretical basics of exact fault simulation by parallel critical path tracing beyond the fanout stems. In Section 3 we present the basics of fault simulation using SSBDDs, and in Section 4 we propose a new method of parallel critical path tracing based on mixed level fault simulation with two types of SSBDDs. Section 5 describes the method of distributing the task between multiple cores of the processor, Section 6 describes the results of experimental research.
Consider a circuit as a network of FFRs, where each of them is represented as a Boolean function
\[ y = F(x_1, x_2, \ldots, x_n) = F(X) \]  
(1)
where \( X = x_1, x_2, \ldots, x_n \) is the input vector of the FFR. Such a network of 5 FFRs is represented in Fig.1. Let \( X_k \) denote the vector of input variables of the \( k \)-th FFR, \( z_k \) denote the internal fan-out stem variables (outputs of FFRs) with \( z_{out} \) as fan-out branch variables for \( z_k \) (inputs of FFRs) and \( y \) denote the output variables of the circuit.

The formula 3 can be used for calculating the influence of the fault at \( x \) to \( y \) if some erroneous change of the values of arguments of the function (2) causes the change of the value of \( y \), otherwise \( \partial y = 0 \).

In [11] we have shown that from the expression (2) the following relationship can be derived:
\[ \partial y = y \oplus F((x_1, x_1 \oplus x_1, dx_1), \ldots, (x_n, x_n \oplus dx_n)) \]
(3)
For example, the fault at \( z_2 \) is detected on \( y_1 \) if
\[ \partial y = y \oplus F((x_1, z_2 \oplus 1, 1, z_1 \oplus z_2, d_2), \ldots, (x_n, z_n \oplus z_2, d_2)) = 1 \]
(4)
The formula 3 can be used for calculating the influence of the fault at the common fan-out stem \( x \) on the output \( y \) of the converging fan-out region by consecutive calculating of Boolean derivatives over related FFR chains starting from \( x \) up to \( y \). For that purpose, for each converging fan-out stem, the corresponding formulas like (3) should be constructed for each converging FFRs. All these formulas will constitute partially ordered computation model for fault simulation. Since the formulas are Boolean, all computations can be carried out in parallel for a bunch of test patterns.

An example of a computational model of fault simulation for the circuit in Fig.1 is presented in Table I.

The formulas in Table I can be easily created and stored by the topological tracing of the circuit by algorithms developed in [11]. The algorithm has linear complexity. However, the complexity of the computational model and the related fault simulation speed depends on the structure of the circuit. As shown in the papers [14][12], the speed of fault simulation by the proposed parallel critical path tracing method outperforms the speed of the fault simulators of major CAD vendors.

### TABLE I. LEVELIZED FAULT MODEL EQUATIONS.

<table>
<thead>
<tr>
<th>L</th>
<th>Partially ordered formulas</th>
<th>Types of simulation tasks</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>[ \forall x_{4,i}, x_{4,i} \in D_{x_{4,i}} = (x_{4,i}, y_{4,i}) ] [ D_{221} = (z_{22}, y_{22}), D_{231} = (z_{23}, y_{23}) ]</td>
<td>Fault simulation inside the FFRs (F4 and F5)</td>
</tr>
<tr>
<td>6</td>
<td>[ \forall x_{5,i}, x_{5,i} \in D_{x_{5,i}} = (x_{5,i}, y_{5,i}) ] [ D_{23} = D_{231} \lor D_{232} ]</td>
<td>Fault simulation of fan-out stems (z3)</td>
</tr>
<tr>
<td>5</td>
<td>[ \forall x_{3,i}, x_{3,i} \in D_{x_{3,i}} = (z_{3}, y_{3}) ] [ D_{222} = (z_{22}, z_{23}) \lor D_{232} ]</td>
<td>Fault simulation inside the FFRs (F3)</td>
</tr>
<tr>
<td>4</td>
<td>[ \forall x_{2,i}, x_{2,i} \in D_{x_{2,i}} = (z_{2}, y_{2}) ] [ D_{232} = (z_{2}, z_{23}) \lor D_{23} ]</td>
<td>Fault simulation of fan-out stems (z2)</td>
</tr>
<tr>
<td>3</td>
<td>[ \forall x_{1,i}, x_{1,i} \in D_{x_{1,i}} = (z_{1}, y_{1}) ] [ D_{21} = (z_{21}, z_{22}) \lor D_{231} ]</td>
<td>Fault simulation inside the FFRs (F2)</td>
</tr>
<tr>
<td>2</td>
<td>[ \forall x_{1,i}, x_{1,i} \in D_{x_{1,i}} = (z_{1}, y_{1}) ] [ R_{21}, y_{21}(z_{1}, z_{2}) = 1 ]</td>
<td>Fault simulation of fan-out stems (z1)</td>
</tr>
<tr>
<td>1</td>
<td>[ \forall x_{1,i}, x_{1,i} \in D_{x_{1,i}} = (z_{1}, y_{1}) ] [ D_{21} = (z_{21}, z_{22}) \lor D_{231} ]</td>
<td>Fault simulation inside the FFRs (F1)</td>
</tr>
</tbody>
</table>
In [11], the algorithms for parallel logic simulation and parallel fault simulation on SSBDDs were proposed. The algorithms are based on the ordering of nodes \( m \) by assigning them numerical labels, so that for each node \( m \) with label \( n(m) \), all its predecessors \( m_j \) must have labels \( n(m_j) \) less than \( n(m) \). Logic simulation is based on recursive calculation of the value of the formula

\[
D(m) = (x(m) \land D(m_1)) \lor (\neg x(m) \land D(m_0)),
\]

(5)

where \( D(m) \) for the terminal nodes is equal to the respective constants \#1 and \#0. Here \( x(m) \) denotes the node variable, \( m_1 \) and \( m_0 \) are the neighbors of \( m \) in directions of \( x(m) = 1 \), and \( x(m) = 0 \), respectively. Fault simulation is based on recursive calculating of values of the formulas

\[
L(m^1) = L(m^1) \lor (L(m) \land x(m)),
\]

(6)

\[
L(m^0) = L(m^0) \lor (L(m) \land \neg x(m)),
\]

(7)

\[
S(x(m)) = \frac{\partial y}{\partial x(m)} = L(m) \land (D(m_0) \lor D(m_1)),
\]

(8)

where \( S(x(m)) = 1 \) means that the fault at \( x(m) \) is detected by the simulated test pattern, otherwise, if \( S(x(m)) = 0 \), the fault is not detected. Since all the presented formulas are Boolean, the algorithms can be applied by tracing the nodes of the SSBDDs can be applied in parallel for many test patterns, each of them represented by one bit of the computer word. The cost of simulation can be calculated by the number of operations needed for each node of SSBDD. For example, the cost of logic simulation is four operations per node, and the cost of fault simulation is seven operations per node. Hence, to fault simulate the SSBDD in Fig.2 which includes nine nodes, we need \( 9 \times 7 = 63 \) operations. Example of using the algorithms can be found in [11]. Using SSBDDs instead of the gate-level circuit allows to increase both, the simulation speed for calculating the values of signals in the network of FFRs, and the fault reasoning, since only the collapsed fault set represented by nodes of SSBDDs is processed. This explains the efficiency of the method demonstrated in [11], [12].

IV. MIXED LEVEL FAULT SIMULATION WITH SSBDDs

Recently Shared SSBDDs (S\(^3\)BDD) as a new type of BDDs were proposed to speed-up logic simulation in digital circuits [18], [19]. In the following we propose a two level implementation of the proposed method of critical path tracing, where as the objectives of higher level, the fan-out nodes of the network of FFRs are considered, and as the objectives of lower level, the fan-out branches and fan-out free primary inputs of the network of FFRs are considered. The processing of formulas (3) for calculation of detectability of faults at fan-out nodes is carried out on the higher level using SSBDDs as in Fig. 2, and for computing the detectability of faults at the inputs of FFRs, we will use the data calculated by gate-level logic simulation. To speed up computing of detectability of faults at the inputs of FFRs, we propose to use S\(^3\)BDDs which can be processed in a similar way as SSBDDs. In Fig. 3, an S\(^3\)BDD is presented for calculation of the detectability of the faults at the inputs of FFRs. Each entry \( x \) in S\(^3\)BDD corresponds to a node variable \( x(m) \) in the SSBDD in Fig.2, and the path from the particular entry to the terminal node represents an AND-function of conditions needed for detectability of the input variable \( x \) of the given FFR. For example, the path in Fig.3 from the entry 3 through the nodes \(-2_1, c, -7_1, a \) and \( d \) to the terminal node \#1 corresponds to the detectability condition of detecting the faults at the input of FFR in Fig.2.

The set of these detectability AND-functions for all of the input variables of the given FFR can be easily created from the gate-level structure of the FFR. To combine them in a form of S\(^3\)BDD like in Fig.3 we can use the algorithm of optimized S\(^3\)BDD synthesis developed in [19].

The cost of fault simulation using S\(^3\)BDDs can be calculated in terms of the number of operations needed, and is equal to \( C = N - N_T \) where \( N \) is the number of all nodes in the S\(^3\)BDD model, and \( N_T \) is the number of end nodes of the model. For the S\(^3\)BDD model in Fig.3 we have \( C = 17 - 2 = 15 \), which is four times less than 63 operations needed for simulation of the SSBDD in Fig. 2. Consider, as an example, the mixed level work share in the computing processes of the level 2 in Table 1 between SSBDD and S\(^3\)BDD models. These processes handle the critical path tracing over the nested configuration of three fan-out re-convergence areas. In the process

\[
(z_1, z_2) = R_{z_1} z_2 ((z_1, z_2), (z_1, z_1 z_2)),
\]

(9)

\[
(z_1, z_2)
\]

is computed at the low-level on the S\(^3\)BDD for the FFR with output \( z_2 \), whereas \( R_{z_1} z_2 \) is computed at the higher level using the SSBDD of \( z_3 \) after the following updates of the node variable values: \( z_2 = z_2 \oplus (z_1, z_2) \), and \( z_1 = z_1 \oplus z_2 \). On the other hand, in the process

\[
D_{z_3} = ((z_1, z_3) \land D_{z_3}) \lor R_{y_4} y_5 ((z_1, z_3), (z_1, z_1 z_3)),
\]

(10)

\[
D_{z_3}
\]

is computed at the low-level on the S\(^3\)BDD for the FFR with output \( y_4 \), whereas \( R_{y_4} y_5 \) is computed at the higher level using the SSBDD of \( y_5 \) after the following updates: \( y_2 = y_2 \oplus (z_1, z_3) \), and \( y_3 = y_3 \oplus z_3 \).

Additional side-effect of the mixed-level fault reasoning is the increase of the accuracy in reporting the detected faults. Using the information about the gate-level structure of FFRs, allows to specify the detected faults inside the FFRs. For example, the entries \( a' \) and \( d' \) in the S\(^3\)BDD in Fig.3 are introduced to mark the sub-graphs for calculating the detectability of internal gate-level faults at the nodes \( a \) and \( d \), respectively, inside the FFR, presented in Fig.2.
can be added in Fig.3 for other internal nodes $b$, $c$, $e$, and $f$ in the same FFR.

The speed-up in mixed-level fault reasoning and the increasing accuracy of detected fault reporting is accompanied with additional time cost needed for logic simulation of FFRs at the gate-level. However, when comparing the total times for logic simulation and fault simulation this payload increase will be negligible.

V. REORDERING THE COMPUTING MODEL USING LEVELS

As was mentioned earlier circuit partitioning technique into levels for concurrent execution have been already used before [20][22][23]. The level $i$ gate is defined in [20] as one having primary inputs of the circuit and outputs of level $k$ gates as its inputs, such that $k < i$. However in [22], which cites the previous paper the definition is slightly different, stating that level of a gate represents its distance in gates from primary inputs (PI's) of the circuit. This definition is more strict in the sense that one of the outputs of the level $i$ gate, must originate from the level $i - 1$, if $i \neq 0$. This difference however is crucial for parallelisation, because the use of the first definition could potentially result in bigger number of levels with fewer gates in them. As levels should be evaluated sequentially - this could decrease the amount of parallelism dramatically. In our case, as we deal with FFRs, we would stick to the second definition and rephrase it for our purpose.

Both, the logic simulation model and the computational model for fault back-tracing described in Section II are presented as networks of partially ordered formulas linked to each other by variables and computed using SSBDBDs. Here and throughout the paper we would use the word variable to indicate these elements of the circuit. The level of variable is its distance in variables from PI's or, in other words, the level of variable should have at least one of its inputs originating from level i-1 variable, if $i \neq 0$.

In the computational model, the variables are numbered in serial fashion starting at primary inputs and finishing at primary outputs. Variables are serialized such that each input of variable $i$ is the output of variable $k$, where $k < i$. This is very similar to the first definition of levels from [20]. We are using OpenCL framework for parallel execution[21]. Therefore it is necessary to define regions of variables, belonging to the same level, as sub-array. Only variables of particular level must be included into sub-array. If variable $x$ belongs to level $i$, then level $i$ should be represented as a continuous sequence of variables starting from variable $x$ to variable $y$, such that every variable $z (x \leq z < y)$ belongs to level $i$ and variable $y$ belongs to level $i + 1$. This is why it is necessary, to reorder the variables according to our definition of levels. Note that this operation is only required once and does not belong to fault simulation process. The reordered computational model can be saved as a file and used later for simulation, without a need to repeat this step.

Fault model represents segments of critical path to be simulated. Each segment starts at the output of particular variable and ends at primary output of the circuit. Therefore there is one-to-one correspondence between critical path segments to be fault simulated and particular variable. This fact makes it possible to use levelized structure of computational model for Fault model as well. It is important because using levels we could analyze critical path segments starting at the same level in parallel, thus speeding up the fault simulation.

OpenCL framework requires single program for all the parallel devices, which would manipulate on different data. Such program is called kernel. It is executed on all available devices in parallel for all variables inside a single level. The best way to provide the data for kernel is an array. During preparation of the computational model the variable indexes are placed into an array according to their levels. The kernel only requires to know the offset of the level inside the array of variable indexes and the size of this level. Host CPU schedules the kernel executions level by level into the OpenCL execution queue. The execution in the queue is strictly ordered, so that OpenCL driver handles the synchronisation between consecutive kernel executions. This ensures that all variables of the current level have been computed, before moving to the next level.

VI. RESULTS

The experiments were carried out on IBM System x3500 M3 7380 Server (2x 6-core Xeon E5690 running at 3.47Ghz with hyperthreading) using 64-bit Novell SuSe Linux Enterprise Server 11 x86_64. This system has 12 physical CPU cores, 12 virtual hyperthreading cores and 96Gb of RAM. Simulation times were calculated for the sets of 10000 random test patterns. The circuits from three benchmark suites ISCAS'85, ISCAS'89, ITC'99 were simulated. The same circuits as in [12] were chosen in order to compare the results.

Concurrent execution time $T_p$ of PECPT fault simulation can be divided into two parts: $T_p = T_{cpu} + T_{fe}$. The first part is the time $T_{cpu}$, which we would call concurrency overhead. This is required to make a transition from "single thread"- to "multiple thread"- execution and back again. This time slot involves creation of multiple threads, allocating additional memory, synchronisation at the end of computation and transition back to single thread. The second part is time $T_{fe}$, which is pure computation time required by all threads to deliver a result. This time can be seen in Table II and can be treated as a lower possible bound for concurrent computation. The concurrency overhead $T_{cpu}$ depends on the amount of parallel hardware used and increases with number of CPUs. The computation time $T_{fe}$ depends on the amount of computation required. Parallel simulation time $T_p^p = T_{fe} + T_{cpu}$, where $T_{cpu}$ is the time required to compile the fault model and $T_{fe}$ is the time of fault-free logic simulation.

Table II shows the results of the PECPT execution time $T_p^p$ in comparison to PPECP $T_{PPECP}$ [14]. As we see, the new method outperforms considerably the previous method, and the gain increases with the size of the circuit (up to the order of magnitude in case of the circuit b19 containing 450 thousands gates). Amount of calculation for small circuits is small, which makes overall execution time $T_p^p$ large in comparison to computation time $T_{cpu}$. This can be expressed by overhead ratio $R = T_{cpu}/T_p^p$ and is clearly seen from results in Table II. Overhead ratio $R$ for the case of maximum acceleration is also brought in the table to see the concurrency overhead for different circuits. It can be seen from the Table II that overhead ratio is getting closer to one, with growth of the circuit size. In case of circuit b19 the speedup gets almost identical to ideal, because $T_p$ and $T_{cpu}$ become almost equal.

Along with execution time there are two speedup values we compute for every benchmark. These are $S_p$ and $S_c$. Both include single CPU (non-parallel) computation time of fault model $T_{cpu}$ and fault-free simulation $T_{ff}$, of the circuit. Along with these $S_p$ uses parallel execution time $T_p'$ for its computation and $S_c$ uses pure parallel computation time $T_c$. The equations for speedup values $S_p$ and $S_c$ are as following:

$$S_p = \frac{T_{PPECP}}{T_{cpu} + T_{ff} + T_p} = \frac{T_{PPECP}}{T_p'}$$
$$S_c = \frac{T_{PPECP}}{T_{cpu} + T_{ff} + T_c} = \frac{T_{PPECP}}{T_c'}$$

$S_c$ can be though as topmost ideal case of speedup by PECPT algorithm. It can be seen from the results that smaller circuits achieve
TABLE II. EXECUTION TIMES OF PPECPT AND PECPT.

<table>
<thead>
<tr>
<th>Circuit</th>
<th>T_{PECPT},s</th>
<th>T_{PECPT}',s</th>
<th>S_{c1}</th>
<th>S_{c2}</th>
<th>T_{FSIM},s</th>
<th>R</th>
<th>T_{PECPT}',s</th>
<th>S_{c1}</th>
<th>S_{c2}</th>
</tr>
</thead>
<tbody>
<tr>
<td>c1908</td>
<td>0.0568</td>
<td>0.0846</td>
<td>6.77</td>
<td>2.38</td>
<td>0.0330</td>
<td>1.72</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c2670</td>
<td>0.0405</td>
<td>0.0873</td>
<td>4.64</td>
<td>6.52</td>
<td>0.0334</td>
<td>1.21</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c3540</td>
<td>0.1830</td>
<td>0.1315</td>
<td>3.98</td>
<td>1.81</td>
<td>0.0754</td>
<td>2.43</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c5315</td>
<td>0.0849</td>
<td>0.0922</td>
<td>9.4</td>
<td>3.05</td>
<td>0.0487</td>
<td>1.74</td>
<td>5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c6288</td>
<td>1.4610</td>
<td>0.6211</td>
<td>2.35</td>
<td>1.61</td>
<td>0.3883</td>
<td>3.76</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>c7552</td>
<td>0.1545</td>
<td>0.1187</td>
<td>1.30</td>
<td>1.94</td>
<td>0.0718</td>
<td>2.15</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s1307</td>
<td>0.1798</td>
<td>0.1332</td>
<td>1.35</td>
<td>5.05</td>
<td>0.0857</td>
<td>2.10</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s15850</td>
<td>0.4714</td>
<td>0.2107</td>
<td>2.24</td>
<td>2.34</td>
<td>0.1370</td>
<td>3.44</td>
<td>7</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s35012</td>
<td>0.2554</td>
<td>0.1739</td>
<td>1.47</td>
<td>10.19</td>
<td>0.1381</td>
<td>1.85</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s38417</td>
<td>0.7453</td>
<td>0.2427</td>
<td>3.07</td>
<td>1.95</td>
<td>0.1869</td>
<td>3.99</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>s38584</td>
<td>0.5945</td>
<td>0.2492</td>
<td>3.29</td>
<td>2.43</td>
<td>0.1791</td>
<td>3.32</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b14</td>
<td>2.7774</td>
<td>0.8752</td>
<td>3.17</td>
<td>1.29</td>
<td>0.7300</td>
<td>3.80</td>
<td>9</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b15</td>
<td>5.0420</td>
<td>1.1771</td>
<td>4.28</td>
<td>10.49</td>
<td>0.9258</td>
<td>5.45</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b17</td>
<td>14.8550</td>
<td>2.4053</td>
<td>6.18</td>
<td>20.29</td>
<td>2.1121</td>
<td>7.03</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b18</td>
<td>67.3279</td>
<td>7.1499</td>
<td>9.42</td>
<td>24.09</td>
<td>6.7738</td>
<td>9.94</td>
<td>24</td>
<td></td>
<td></td>
</tr>
<tr>
<td>b19</td>
<td>147.6501</td>
<td>14.6855</td>
<td>10.20</td>
<td>24.09</td>
<td>14.0707</td>
<td>10.49</td>
<td>24</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SPEEDUP S, dependence on the number of processors is shown in Fig. 4a (ISCAS'85), Fig. 4b (ISCAS'89), Fig. 4c (ITC’99). The fluctuation in speedup of some circuits can be explained by the fact, that it is up to OpenCL runtime to decide which processors to use for execution. Because our test system has virtual hyperthreading cores they can also be arbitrarily chosen for execution, which could influence the speed of execution in situations where less physical cores are used for computation, although the overall number of cores is bigger. For all the benchmarks we can see that after the limit of physical cores is reached the speedup is starting to decline or stays the same. On the ITC’99 benchmarks b18 and b19 it is slightly increasing, when more than 12 cores are used. This shows that the larger the circuits, the more number of cores can be exploited to achieve the maximum speed-up of simulation.

We compared PECPT to single processor simulators, such as FSIM, PPECPT and commercial simulators C1 and C2. We normalised execution time of all the simulators using previous results from [12] and execution time of PECPT from Table II, because PECPT was executed on different hardware. The comparison is shown in Table III. PECPT proves to be in average 3.8 times quicker than FSIM and around two times - than PPECPT for relatively smaller ISCAS benchmarks. The speedup over commercially available simulators is more than eight times over C1 and two orders of magnitude over C2. When ITC’99 benchmark circuits are also taken into consideration the average speedup over PPECPT grows to 4.0 and over C1 even 8.7 times in average, which suggests that simulation of bigger circuits benefits more from our method.

We have also compared PECPT speedup results to GPU based parallel fault simulator and fault table generator GFTABLE [24]. GFTABLE is pattern parallel simulator, which uses bit- and thread-level PP to boost the performance of uniprocessor simulator FSIM. We have used the results from Table 4 in [12] to normalize PECPT speedup. Normalization is required because PECPT speedup is computed in relation to PPECPT, while GFTABLE speedup is computed in relation to FSIM. As there is no FSIM execution time provided for ITC’99 benchmarks, we have taken the average ratio of 1.7 reported in [12] to normalize PECP results for those circuits.

The Fig. 5 shows speedup in comparison to uniprocessor version of FSIM for both algorithms. We have arranged circuits in sequence where their corresponding number of gates is growing. This way we could clearly see the speedup dependency on the size of the circuit. It can be seen that PECPT proves to be more beneficial on the circuit sizes comparable to ITC’99 benchmarks. For example for circuit c5315 from ISCAS’85 the speedup is 8.03 for GFTABLE and 1.50 - PECPT, while for the ITC’99 circuit b15 the speedup is 2.57 for GFTABLE and 7.28 - PECPT. It is interesting to note that results of the GFTABLE decrease when circuit size is growing, while PECPT in opposite gives less gain in speed-up, while circuit size is smaller.

### TABLE III. EXECUTION TIME COMPARISON.

<table>
<thead>
<tr>
<th>Circuit</th>
<th>#branches</th>
<th>Simulation time,s</th>
</tr>
</thead>
<tbody>
<tr>
<td>b14</td>
<td>2409</td>
<td>8.774</td>
</tr>
<tr>
<td>b15</td>
<td>2353</td>
<td>8.774</td>
</tr>
<tr>
<td>b17</td>
<td>8145</td>
<td>8.774</td>
</tr>
</tbody>
</table>

Fig. 4. Speedup vs #CPU for PECPT. a). ISCAS'85 benchmarks. b). ISCAS'89 benchmarks. c). ITC’99.
Fig. 5. Comparison of GFTABLE and PECPT.

It is stated in [24], that performance of GFTABLE for bigger circuits is influenced by amount of global memory available on GPU. This highlights the scalability bottleneck of the GFTABLE. The results of our approach also depend on the amount of system memory available, but CPU systems in general are more flexible in increasing memory size than GPUs. Even for the circuits, which could fit into GPU memory we can see slight decrease in performance of GFTABLE. Contrary the results of our approach in average become better while circuit size increases.

A. Future work

In order to make the method more practical it is needed to define the number of CPUs involved to provide the best speedup for particular circuit. We believe this can be achieved by further research because the optimum number of CPUs and speedup depend on circuit parameters.

VII. Conclusion

We have proposed a new method for concurrent pattern parallel exact critical backtracking based fault simulation by exploiting circuit processing concurrency. The first time, the parallelization in fault simulation is carried out simultaneously in three dimensions: pattern parallelism, fault parallelism and computing model parallelism, where the pattern- and fault-parallelism are utilized using each single CPU core, while computing model parallelism is achieved using multiple CPUs.

A novel mixed level technique for fault reasoning was proposed to speed up and to increase the accuracy of fault simulation, compared with previous methods.

Experiments showed that the average speed-up compared to the best uniprocessor based simulators is around 3-4 times in average, and up to order of magnitude compared to the available state-of-the-art commercial uniprocessor based simulators. The method is well scaling, the speed up of the method grows with the size of the circuit, opposite to the pattern-parallel simulation method. The reason lies in the memory bottleneck of shared-memory systems, which increases more rapidly for pattern-parallel systems with the growth of the circuit size.

ACKNOWLEDGMENT

The work was supported in part by EU FP7 STREP project BASTION, Estonian ICT project FUSETEST, by EU through the European Structural and Regional Development Funds, by the Estonian Doctoral School in Information and Communication Technology and by the IT Academy Program of Information Technology Foundation for Education.

REFERENCES