Abelein, Ulrich
(1) Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures - 12.5_1

Abella, Jaume
(3) Bus Designs for Time-Probabilistic Multicore Processors - 03.5_2

Abellán, José L.
(5) Thermal Management of Manycore Systems with Silicon-Photonic Networks 11.2_2

Abraham, Jacob A.
(7) A Novel Low Power 11-bit Hybrid ADC Using Flash and Delay Line Architectures - 02.4_6

Abraham, Jacob A.
(9) Connecting Different Worlds - Technology Abstraction for Reliability-Aware Design and Test - 09.5

Acquaviva, Jean-Thomas
(11) A Unified Methodology for a Fast Benchmarking of Parallel Architecture - 07.6_7

Adam, Daniel
(13) Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems - 04.2_4

Adler, Oshri
(15) Facilitating Timing Debug by Logic Path Correspondence - 09.7_1

Adyanthaya, S.
(17) Timing Analysis of First-Come First-Served Scheduled Interval-Timed Directed Acyclic Graphs - 10.5_2

Afacan, Engin
(19) Model Based Hierarchical Optimization Strategies for Analog Design Automation - 02.4_5

Afzali Kusha, Ali
(21) Dynamic Flip-Flop Conversion to Tolerate Process Variation in Low Power Circuits - 05.4_5

Afzali-Kusha, Ali
(23) Improving Efficiency of Extensible Processors by Using Approximate Custom Instructions - 08.6_7

Agbo, Innocent
(25) Bias Temperature Instability Analysis of FinFET Based SRAM Cells - 02.7_2

Aghaee, Nima
(27) An Efficient Temperature-Gradient Based Burn-In Technique for 3D Stacked ICs - 05.7_5

Agrawal, Prashant
(29) Energy Efficient Data Flow Transformation for Givens Rotation Based QR Decomposition - 08.4_5

Agrawal, Supriya
(31) EDT: A Specification Notation for Reactive Systems - 08.5_3

Aguilera, Paula
(33) Process Variation-Aware Workload Partitioning Algorithms for GPUs Supporting Spatial-Multitasking - 07.4_4

Ahari, Ali
(35) A Power-Efficient Reconfigurable Architecture Using PCM Configuration Technology - 11.7_2

Ahmad, Tariq B.
Ahmad, Ubaid

49 Energy Efficient MIMO Processing: A Case Study of Opportunistic Run-Time Approximations - 08.4_1

Ahrendts, Leonie

44 Failure Analysis of a Network-on-Chip for Real-Time Mixed-Critical Systems - 10.2_5

Alfken, Rob

44 Panel: Emerging vs. Established Technologies: A Two Sphinxes' Riddle at the Crossroads - 02.2

Akesson, Benny

46 Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems - 03.5_1

Akesson, Benny

48 Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization - 07.4_1

Aksanli, Baris

50 Providing Regulation Services and Managing Data Center Peak Power Budgets - 06.3_6

Aksy, Levent

52 Optimization of Design Complexity in Time-Multiplexed Constant Multiplications - 10.7_7

Al Faruque, Mohammad Abdullah

54 GPU-EvR: Run-time Event Based Real-time Scheduling Framework on GPGPU Platform - 08.6_2

Al Faruque, Mohammad Abdullah

56 Multi-Disciplinary Integrated Design Automation Tool for Automotive Cyber-Physical Systems - 11.3_5

Aleghi, Armin

58 Fast and Accurate Computation Using Stochastic Circuits - 04.4_4

Alam, Faisal

60 Energy Optimization in Android Applications through WakeLock Placement - 04.6_5

Al-Dujaily, Ra'id

62 Hybrid Wire-Surface Wave Architecture for One-to-Many Communication in Network-on-Chip - 10.2_4

Alexandrescu, Dan

64 Design of Safety Critical Systems by Refinement - 04.6_4

Alexandrescu, Dan

66 Comprehensive Analysis of Alpha and Neutron Particle-induced Soft Errors in an Embedded Processor at Nanoscales - 02.7_1

Alhammad, Ahmed

70 Time-predictable Execution of Multithreaded Applications on Multicore Systems - 02.6_4

Al-Hashimi, Bashir M.

72 Advanced SIMD: Extending the Reach of Contemporary SIMD Architectures - 02.5_6

Al-Hashimi, Bashir M.

74 Clock-Modulation Based Watermark for Protection of Embedded Processors - 03.3_3

Ali, Giuseppe

76 Implicit Index-aware Model Order Reduction for RLC/RC Networks 03.4_3

Alizadeh, Bijan

82 Dynamic Flip-Flop Conversion to Tolerate Process Variation in Low Power Circuits - 05.4_5

Alorda, B.

76 Word-Line Power Supply Selector for Stability Improvement of Embedded SRAMs in High Reliability Applications - 06.7_2

Althaus, Ernst

80 Simple Interpolants for Linear Arithmetic - 05.5_3
Altmeyer, Sebastian
On the Correctness, Optimality and Precision of Static Probabilistic Timing Analysis - 02.6_1

Amano, Hideharu
Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1

Amano, Hideharu
Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips - 10.2_3

Amaru, Luca
Advanced System on a Chip Design Based on Controllable-Polarity FETs - 09.1_2

Amaru, Luca
An Efficient Manipulation Package for Biconditional Binary Decision Diagrams - 10.7_3

Aminifar, Amir
Bandwidth-Efficient Controller-Server Co-Design with Stability Guarantees - 03.6_2

Aminot, Alexandre
Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv Architectural Case - 11.3_4

Amrouch, Hussam
hevcDTM: Application-Driven Dynamic Thermal Management for High Efficiency Video Coding - 08.6_6

Amrouch, Hussam
mDTM: Multi-Objective Dynamic Thermal Management for On-Chip Systems - 11.6_2

Andrades, Cristian
Signature Indexing of Design Layouts for Hotspot Detection - 12.4_2

Annaswamy, Anuradha M.
Fault-tolerant Control Synthesis and Verification of Distributed Embedded Systems - 03.6_3

Annavaram, Murali
Reliability-Aware Exceptions: Tolerating Intermittent Faults in Microprocessor Array Structures - 05.3_2

Ansaloni, Giovanni
Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes - 07.3_1

Anton, Mario
Panel: The World Is Going... Analog & Mixed-Signal! What about EDA? - 03.2

Antonadis, Dimitri
Efficient Performance Estimation with Very Small Sample Size via Physical Subspace Projection and Maximum A Posteriori Estimation - 08.7_1

Araújo, Guido
Wear-out Analysis of Error Correction Techniques in Phase-change Memory - 02.7_5

Arbel, Eli
Facilitating Timing Debug by Logic Path Correspondence - 09.7_1

Arora, Divya
Formal Verification of Taint-propagation Security Properties in a Commercial SoC Design - 11.3_3

Asadi, Hossein
A Power-Efficient Reconfigurable Architecture Using PCM Configuration Technology - 11.7_2

Ashammagari, Adarsh Reddy
Exploiting STT-NV Technology for Reconfigurable, High Performance, Low Power, and Low Temperature Functional Unit Design - 11.7_1

Ascheid, Gerd
Time-Decoupled Parallel SystemC Simulation - 07.6_6

Ascheid, Gerd
Automatic Detection of Concurrency Bugs through Event Ordering Constraints - 10.4_1
<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Balick, Kenneth</td>
<td>Introducing Thread Criticality Awareness in Prefetcher Aggressiveness Control</td>
<td>04.5_3</td>
</tr>
<tr>
<td>Bamakhrama, Mohamed A.</td>
<td>Model-based Protocol Log Generation for Testing a Telecommunication Test Harness Using CLP</td>
<td>07.6_5</td>
</tr>
<tr>
<td>Bampi, Sergio</td>
<td>System-level Scheduling of Real-time Streaming Applications Using a Semi-partitioned Approach</td>
<td>12.5_4</td>
</tr>
<tr>
<td>Banagaaya, Nicodemus</td>
<td>dSVM: Energy-Efficient Distributed Scratchpad Video Memory Architecture for the Next-Generation High Efficiency Video Coding</td>
<td>02.5_2</td>
</tr>
<tr>
<td>Bandima, M.</td>
<td>Implicit Index-aware Model Order Reduction for RLC/RC Networks</td>
<td>03.4_3</td>
</tr>
<tr>
<td>Banerjee, Kajori</td>
<td>Sensitivity-based Weighting for Passivity Enforcement of Linear Macromodels in Power Integrity Applications</td>
<td>03.4_1</td>
</tr>
<tr>
<td>Bao, Jiming</td>
<td>Acceptance and Random Generation of Event Sequences under Real Time Calculus Constraints</td>
<td>09.6_2</td>
</tr>
<tr>
<td>Bapp, Falco</td>
<td>Multi Resolution Touch Panel with Built-in Fingerprint Sensing Support</td>
<td>09.3_3</td>
</tr>
<tr>
<td>Bardizbanyan, Alen</td>
<td>Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems</td>
<td>04.2_4</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>Reducing Set-Associative L1 Data Cache Energy by Early Load Data Dependence Detection (ELD^3)</td>
<td>04.5_6</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>Application of Mission Profiles to Enable Cross-Domain Constraint-Driven Design</td>
<td>03.8_4</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>A Linux-Governor Based Dynamic Reliability Manager for Android Mobile Devices</td>
<td>05.3_5</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>Hybrid Memory Architecture for Voltage Scaling in Ultra-Low Power Multi-Core Biomedical Processors</td>
<td>07.3_2</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>Unveiling Eurora - Thermal and Power Characterization of the Most Energy-Efficient Supercomputer</td>
<td>10.3_2</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>Thermal Analysis and Model Identification Techniques for a Logic + WIDEIO Stacked DRAM Test Chip</td>
<td>11.6_4</td>
</tr>
<tr>
<td>Bartolini, Andrea</td>
<td>Assessing the Energy Break-Even Point between an Optical NoC Architecture and an Aggressive Electronic Baseline</td>
<td>11.2_3</td>
</tr>
<tr>
<td>Bartolini, Sandro</td>
<td>Model-Based Hierarchical Optimization Strategies for Analog Design Automation</td>
<td>02.4_5</td>
</tr>
<tr>
<td>Basten, Twan</td>
<td>Memory-Constrained Static Rate-Optimal Scheduling of Synchronous Dataflow Graphs via Retiming</td>
<td>11.5_3</td>
</tr>
<tr>
<td>Batude, Perrine</td>
<td>3D FPGA Using High-density Interconnect Monolithic Integration</td>
<td>11.7_4</td>
</tr>
<tr>
<td>Bautista Gomez, L.</td>
<td>GPGPUs: How to Combine High Computational Power with High Reliability</td>
<td>11.8</td>
</tr>
<tr>
<td>Bazargan, Kia</td>
<td>IIR Filters Using Stochastic Arithmetic</td>
<td>04.4_1</td>
</tr>
<tr>
<td>Becker, Andrew</td>
<td>SKETCHLOG: Sketching Combinational Circuits</td>
<td>06.5_5</td>
</tr>
<tr>
<td>Becker, Bernd</td>
<td>Efficient SMT-based ATPG for Interconnect Open Defects</td>
<td>05.7_1</td>
</tr>
</tbody>
</table>
Bertacco, Valeria
- [222] Brisk and Limited-Impact NoC Routing Reconfiguration - 11.2_1

Bertacco, Valeria
- [224] ArChIVE: Architectural Checking via Event Digests for High Performance Validation - 11.4_1

Bertozzi, Davide

Bertozzi, Davide
- [182] Assessing the Energy Break-Even Point between an Optical NoC Architecture and an Aggressive Electronic Baseline - 11.2_3

Beyranvand Nejad, Ashkan
- [228] CoMik: A Predictable and Cycle-Accurately Composable Real-Time Microkernel - 08.6_4

Bhargava, Mudit
- [230] An Efficient Reliable PUF-Based Cryptographic Key Generator in 65nm CMOS - 04.3_2

Bhunia, Swarup
- [232] Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic - 08.8_3

Bhunia, Swarup
- [234] Energy-Efficient Hardware Acceleration through Computing in the Memory - 09.8_3

Biewer, Alexander
- [236] A Novel Model for System-Level Decision Making with Combined ASP and SMT Solving - 08.5_5

Bin Nasir, Saad
- [237] Modeling and Analysis of Digital Linear Dropout Regulators with Adaptive Control for High Efficiency under Wide Dynamic Range Digital Loads - 06.4_3

Bini, Enrico
- [91] Bandwidth-Efficient Controller-Server Co-Design with Stability Guarantees - 03.6_2

Bini, Enrico
- [238] Rate-Adaptive Tasks: Model, Analysis, and Design Issues - 09.6_1

Bishnoi, Rajendra
- [241] Asynchronous Asymmetrical Write Termination (AAWT) for a Low Power STT-MRAM - 07.5_1

Boquet, Marc
- [243] Resistive Memories: Which Applications? - 10.1_4

Boettcher, Matthias
- [72] Advanced SIMD: Extending the Reach of Contemporary SIMD Architectures - 02.5_6

Bogdan, Paul
- [85] Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips - 10.2_3

Boit, Christian
- [45] Physical Vulnerabilities of Physically Unclonable Functions - 12.2_5

Bolchini, Cl.
- [247] Combined DVFS and Mapping Exploration for Lifetime and Soft-Error Susceptibility Improvement in MPSoCs - 03.7_2

Bolle, Michael
- [248] The Connected Car and Its Implication to the Automotive Chip Roadmap - 07.0

Bombieri, N.
- [251] A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors - 09.4_2

Boning, Duane
- [112] Efficient Performance Estimation with Very Small Sample Size via Physical Subspace Projection and Maximum A Posteriori Estimation - 08.7_1

Borg, B.M.
- [253] III-V Semiconductor Nanowires for Future Devices - 09.1_1

Bortolotti, Daniele
- [176] Hybrid Memory Architecture for Voltage Scaling in Ultra-Low Power Multi-Core Biomedical Processors - 07.3_2
Bota, S.
[77] [79] Word-Line Power Supply Selector for Stability Improvement of Embedded SRAMs in High Reliability Applications - 06.7_2

Bouganis, Christos
[256] [257] Image Progressive Acquisition for Hardware Systems - 12.3_3

Bournoutian, Garo
[257] [258] On-Device Objective-C Application Optimization Framework for High-Performance Mobile Processors - 04.6_2

Bousetta, Hela
[90] [94] Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv Architectural Case - 11.3_4

Braojos, Rubén
[107] [108] Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes - 07.3_1

Bringmann, Oliver
[258] [259] Mission Profile Aware Robustness Assessment of Automotive Power Devices - 03.8_3

Brück, Rainer
[261] [262] System Integration - The Bridge between More than Moore and More Moore - 05.8

Brunelli, Davide
[263] [264] Real-time Optimization of the Battery Banks Lifetime in Hybrid Residential Electrical Systems - 06.3_2

Burg, Andreas
[131] [132] A Quality-Scalable and Energy-Efficient Approach for Spectral Analysis of Heart Rate Variability - 07.3_4

Burg, Andreas
[259] [260] Mission Profile Aware Robustness Assessment of Automotive Power Devices - 03.8_3

Burger, Doug
[265] [266] EVX: Vector Execution on Low Power EDGE Cores - 02.5_4

Burghartz, Joachim N.
[267] [268] Low-Voltage Organic Transistors for Flexible Electronics - 11.1_3

Burgio, Paolo
[203] [204] A Tightly-coupled Hardware Controller to Improve Scalability and Programmability of Shared-Memory Heterogeneous Clusters - 02.5_7

Burgio, Paolo
[209] [210] Tightly-Coupled Hardware Support to Dynamic Parallelism Acceleration in Embedded Shared Memory Clusters - 06.6_3

Burleson, Wayne
[269] [270] Special Session: How Secure are PUFs Really? On the Reach and Limits of Recent PUF Attacks - 12.2_1

Burleson, Wayne
[271] [272] Hybrid Side-Channel / Machine-Learning Attacks on PUFs: A New Threat? - 12.2_4

Burlyaev, Dmitry
[273] [274] Verification-guided Voter Minimization in Triple-Modular Redundant Circuits - 04.7_2

Büter, Wolfgang
[275] [276] DCM: An IP for the Autonomous Control of Optical and Electrical Reconfigurable NoCs. - 11.2_4

Butschke, Jörg
[267] [268] Low-Voltage Organic Transistors for Flexible Electronics - 11.1_3

Buttazzo, Giorgio C.
[240] [241] Rate-Adaptive Tasks: Model, Analysis, and Design Issues - 09.6_1

Buttle, Darren
[239] [240] Rate-Adaptive Tasks: Model, Analysis, and Design Issues - 09.6_1

Cabodi, G.
[277] [278] Tightening BDD-based Approximate Reachability with SAT-based Clause Generalization - 05.5_4

Cacciari, Matteo
Unveiling Eurlora - Thermal and Power Characterization of the Most Energy-Efficient Supercomputer in the World - 10.3_2

Pass-XNOR Logic: A New Logic Style for P-N Junction Based Graphene Circuits - 09.7_7

SSFB: A Highly-Efficient and Scalable Simulation Reduction Technique for SRAM Yield Analysis - 02.7_3

INFORMER: An Integrated Framework for Early-Stage Memory Robustness Analysis - 02.7_4

ORAM-based Coherent Caches and How to Take Advantage of the Coherence Protocol to Reduce the Refresh Energy - 04.5_5

Multi-Disciplinary Integrated Design Automation Tool for Automotive Cyber-Physical Systems - 11.3_5

Electromigration-Aware and IR-Drop Avoidance Routing in Analog Multipoint Terminal Structures - 02.4_1

System-level Scheduling of Real-time Streaming Applications Using a Semi-partitioned Approach - 12.5_4

Trade-offs in Execution Signature Compression for Reliable Processor Systems - 04.7_3

GPGPUs: How to Combine High Computational Power with High Reliability - 11.8

Word-Line Power Supply Selector for Stability Improvement of Embedded SRAMs in High Reliability Applications - 06.7_2

GPGPUs: How to Combine High Computational Power with High Reliability - 11.8

Generation of Communication Schedules for Multi-Mode Distributed Real-Time Applications - 10.6_3

Context Aware Power Management for Motion-sensing Body Area Network Nodes - 07.3_3

Automated System Testing Using Dynamic and Resource Restricted Clients - 11.4_6

An Adaptive Memory Interface Controller for Improving Bandwidth Utilization of Hybrid and Reconfigurable Systems - 07.4_7

Automatic Detection of Concurrency Bugs through Event Ordering Constraints - 10.4_1

Implementation Issues in the Hierarchical Composition of Performance Models of Analog Circuits - 02.4_3

An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs - 10.2_1

Feasibility Exploration of NVM Based l-Cache through MSHR Enhancements - 02.5_3

Bias Temperature Instability Analysis of FinFET Based SRAM Cells - 02.7_2

Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing - 08.2_3

Energy Efficient MIMO Processing: A Case Study of Opportunistic Run-Time Approximations - 08.4_1
Catthoor, Francky
- [30] Energy Efficient Data Flow Transformation for Givens Rotation Based QR Decomposition - 08.4_5

Cauwenberghs, Gert
- [29] Video Analytics Using Beyond CMOS Devices - 12.1_3

Cavazzoni, Carlo
- [177] Unveiling Euru - Thermal and Power Characterization of the Most Energy-Efficient Supercomputer in the World - 10.3_2

Cazorla, Francisco J.
- [3] Bus Designs for Time-Probabilistic Multicore Processors - 03.5_2

Cech, Christian
- [299] Power Modeling and Analysis in Early Design Phases - 08.1_1

Cha, Daeseo
- [301] Predictive Parallel Event-driven HDL Simulation with A New Powerful Prediction Strategy - 11.3_6

Chakraborty, Krishnendu
- [303] Multi-Site Test Optimization for Multi-Vdd SoCs Using Space- and Time-Division Multiplexing - 05.7_4

Chakraborty, Koushik
- [305] DARP: Dynamically Adaptable Resilient Pipeline Design in Microprocessors - 03.7_3

Chakraborty, Samarjit
- [103] Fault-tolerant Control Synthesis and Verification of Distributed Embedded Systems - 03.6_3

Chakraborty, Samarjit
- [307] Optimal Dimensioning of Active Cell Balancing Architectures - 06.3_3

Chandra, Vikas
- [309] Cross Layer Resilency in Real World - 07.2

Chandramoorthy, Nandhini
- [312] Modeling Steep Slope Devices: From Circuits to Architectures - 06.2_2

Chandrasekar, Karthik
- [47] Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization - 07.4_1

Chang, Doohwang
- [313] Approximating the Age of RF/Analog Circuits through Re-characterization and Statistical Estimation - 02.7_6

Chang, Naehyuck

Chang, Naehyuck
- [317] Optimal Design and Management of a Smart Residential PV and Energy Storage System - 06.3_4

Chang, Naehyuck
- [319] FEPMA: Fine-Grained Event-Driven Power Meter for Android Smartphones Based on Device Driver Layer Event Monitoring - 12.6_4

Chang, Ru-Hua
- [321] Scenario-aware Data Placement and Memory Area Allocation for Multi-Processor System-on-Chips with Reconfigurable 3D-stacked SRAMs - 11.5_1

Chang, Shih-Chieh
- [322] Package Geometric Aware Thermal Analysis by Infrared Radiation Thermal Images - 03.4_5

Chang, Shih-Chieh
- [325] Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits - 05.3_6

Chang, Shih-Chieh
- [327] Garbage Collection for Multi-version Index on Flash Memory - 03.6_4

Chappert, Claude
- [329] Spintronics for Low-Power Computing - 11.1_1

Chatterjee, Debapriya
- [223] ArChIVED: Architectural Checking via Event Digests for High Performance Validation - 11.4_1
Energy Efficient Neural Networks for Big Data Analytics - 12.1_4
Chen, Yi-Ting

Scenario-aware Data Placement and Memory Area Allocation for Multi-Processor System-on-Chips with Reconfigurable 3D-stacked SRAMs - 11.5_1
Chen, Yong

A Wear-Leveling-Aware Dynamic Stack for PCM Memory in Embedded Systems - 04.6_6
Chen, Yuan-ki

Recovery-Based Resilient Latency-Insensitive Systems - 05.3_4
Chen, Yu-Quang

Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits - 05.3_6
Chen, Yung-Chih

Rewiring for Threshold Logic Circuit Minimization - 05.6_4
Chen, Yung-Chih

Width Minimization in the Single-Electron Transistor Array Synthesis - 05.6_5
Cheng, Kwang-Ting

Joint Virtual Probe: Joint Exploration of Multiple Test Items' Spatial Patterns for Efficient Silicon Characterization and Test Prediction - 08.7_2
Cheshmi, Kazem

CHANNEL: CHANNEL Efficient Optical Network-on-Chip - 11.1_2
Cheung, Peter Y.K.

Image Progressive Acquisition for Hardware Systems - 12.3_3
Chevallaz, Christophe

Future SoC Verification Methodology: UVM Evolution or Revolution? - 12.8
Chiang, Chang-En

Width Minimization in the Single-Electron Transistor Array Synthesis - 05.6_5
Chiang, Charles C.

Signature Indexing of Design Layouts for Hotspot Detection - 12.4_2
Chiarulli, Don

Video Analytics Using Beyond CMOS Devices - 12.1_3
Chien, Hsi-An

Mask-Cost-Aware ECO Routing - 03.4_8
Chien, Jui-Hung

Package Geometric Aware Thermal Analysis by Infrared Radiation Thermal Images - 03.4_5
Chien, Tzu-Kai

Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost - 12.4_3
Childers, Bruce R.

Program Affinity Performance Models for Performance and Utilization - 02.5_5
Chinea, A.

Sensitivity-based Weighting for Passivity Enforcement of Linear Macromodels in Power Integrity Applications - 03.4_1
Cho, Yeongon

Energy-Efficient Scheduling for Memory-Intensive GPGPU Workloads - 02.5_1
Cibrario, Gérald

3D FPGA Using High-density Interconnect Monolithic Integration - 11.7_4
Ciesielski, Maciej, J.

Fast STA Prediction-based Gate-level Timing Simulation - 09.4_1
Ciganda, Lyi

An Effective Approach to Automatic Functional Processor Test Generation for Small-Delay Faults - 05.7_3
<table>
<thead>
<tr>
<th>Author</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cilardo, Alessandro</td>
<td>Joint Communication Scheduling and Interconnect Synthesis for FPGA-based Many-Core Systems</td>
<td>11.7_5</td>
</tr>
<tr>
<td>Clay, Steve</td>
<td>Cross-correlation of Specification and RTL for Soft IP Analysis</td>
<td>10.5_4</td>
</tr>
<tr>
<td>Clediere, Jessy</td>
<td>Efficiency of a Glitch Detector against Electromagnetic Fault Injection</td>
<td>08.3_1</td>
</tr>
<tr>
<td>Clermidy, Fabien</td>
<td>Resistive Memories: Which Applications?</td>
<td>10.1_4</td>
</tr>
<tr>
<td>Clermidy, Fabien</td>
<td>3D FPGA Using High density Interconnect Monolithic Integration</td>
<td>11.7_4</td>
</tr>
<tr>
<td>Comte, M.</td>
<td>New Implementions of Predictive Alternate Analog/RF test with Augmented Model Redundancy</td>
<td>05.7_7</td>
</tr>
<tr>
<td>Cong, Kai</td>
<td>Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes</td>
<td>11.4_2</td>
</tr>
<tr>
<td>Conos, Nathaniel A.</td>
<td>Provably Minimal Energy Using Coordinated DVS and Power Gating</td>
<td>10.7_1</td>
</tr>
<tr>
<td>Conti, Francesco</td>
<td>Tightly-Coupled Hardware Support to Dynamic Parallelism Acceleration in Embedded Shared Memory Clusters</td>
<td>06.6_3</td>
</tr>
<tr>
<td>Cook, Alejandro</td>
<td>Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures</td>
<td>12.5_1</td>
</tr>
<tr>
<td>Corporaal, H.</td>
<td>Timing Analysis of First-Come First-Served Scheduled Interval-Timed Directed Acyclic Graphs</td>
<td>10.5_2</td>
</tr>
<tr>
<td>Cortadella, J.</td>
<td>Hardware Primitives for the Synthesis of Multithreaded Elastic Systems</td>
<td>10.7_8</td>
</tr>
<tr>
<td>Cortez, Mafalda</td>
<td>Testing PUF-Based Secure Key Storage Circuits</td>
<td>07.7_2</td>
</tr>
<tr>
<td>Coskun, Ayse K.</td>
<td>Thermal Management of Manycore Systems with Silicon-Photonic Networks</td>
<td>11.2_2</td>
</tr>
<tr>
<td>Costenaro, Enrico</td>
<td>Comprehensive Analysis of Alpha and Neutron Particle-induced Soft Errors in an Embedded Processor at Nanoscales</td>
<td>02.7_1</td>
</tr>
<tr>
<td>Costenaro, Enrico</td>
<td>INFORMER: An Integrated Framework for Early-Stage Memory Robustness Analysis</td>
<td>02.7_4</td>
</tr>
<tr>
<td>Coisson, Philippe</td>
<td>A Tightly-coupled Hardware Controller to Improve Scalability and Programmability of Shared-Memory Heterogeneous Clusters</td>
<td>02.5_7</td>
</tr>
<tr>
<td>Cristal, Adrian</td>
<td>EVX: Vector Execution on Low Power EDGE Cores</td>
<td>02.5_4</td>
</tr>
<tr>
<td>Crouch, Al</td>
<td>Making it Harder to Unlock an LSIB: Honeytraps and Misdirection in a P1687 Network</td>
<td>07.7_3</td>
</tr>
<tr>
<td>Dabiri, Foad</td>
<td>Provably Minimal Energy Using Coordinated DVS and Power Gating</td>
<td>10.7_1</td>
</tr>
<tr>
<td>Dahir, Nizar</td>
<td>Hybrid Wire-Surface Wave Architecture for One-to-Many Communication in Network-on-Chip</td>
<td>10.2_4</td>
</tr>
<tr>
<td>Damodaran, Preethi P.</td>
<td>Distributed Cooperative Shared Last-Level Caching in Tiled Multiprocessor System on Chip</td>
<td>04.5_7</td>
</tr>
<tr>
<td>Daneshsalab, Masoud</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Di Natale, Giorgio
[403]
[404] Hacking and Protecting IC Hardware - 05.2

Di Natale, Giorgio
[366]
[367] Testing PUF-Based Secure Key Storage Circuits - 07.7_2

Di Pendina, G.
[421]
[422] Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

Diemer, Jonas
[42]
[42] Failure Analysis of a Network-on-Chip for Real-Time Mixed-Critical Systems - 10.2_5

Dienty, B.
[421]
[422] Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

Dietrich, Manfred
[261]
[262] System Integration - The Bridge between More than Moore and More Moore - 05.8

Dimitrakopoulos, G.
[423]

Dimitrakopoulos, G.
[393]
[394] Hardware Primitives for the Synthesis of Multithreaded Elastic Systems - 10.7_8

Ding, Huping
[425]
[426] WCET-Centric Dynamic Instruction Cache Locking - 02.6_2

Dinh, Trung Anh
[427]

Disch, Stefan
[79]
[80] Simple Interpolants for Linear Arithmetic - 05.5_3

Doan, Hong Chinh
[429]
[430] Flexible and Scalable Implementation of H.264/AVC Encoder for Multiple Resolutions Using ASIPs - 12.3_1

Doboli, Alex
[431]
[432] Novel Circuit Topology Synthesis Method Using Circuit Feature Mining and Symbolic Comparison - 02.4_8

Dogan, Ahmed
[107]
[108] Hardware/Software Approach for Code Synchronization in Low-Power Multi-Core Sensor Nodes - 07.3_1

Dogaru, Emanuel
[433]
[434] A Flexible BIST Strategy for SDR Transmitters - 12.7_3

 Dönner, Rainer
 [355]
 [356] May-Happen-in-Parallel Analysis Based on Segment Graphs for Safe ESL Models - 10.5_1

 Domic, Antun
 [44]

 Dong, Chuansheng
 [435]
 [436] Minimizing Stack Memory for Hard Real-time Applications on Multicore Platforms - 02.6_3

 Dou, Wennhua
 [437]
 [438] SAFE: Security-Aware FlexRay Scheduling Engine - 02.3_5

 Drechsler, Rolf
 [438]
 [439] Towards Verifying Determinism of SystemC Designs - 06.5_6

 Drechsler, Rolf
 [373]
 [374] Future SoC Verification Methodology: UVM Evolution or Revolution? - 12.8

 Du, Yuelin
 [441]
 [442] Optimization of Standard Cell Based Detailed Placement for 16 nm FinFET Process - 12.4_1

 Duan, Guangshan
 [443]
 [444] Exploiting Narrow-Width Values for Improving Non-Volatile Cache Lifetime - 03.5_4
Reliability-Aware Exceptions: Tolerating Intermittent Faults in Microprocessor Array Structures - 05.3_2
Model Based Hierarchical Optimization Strategies for Analog Design Automation - 02.4_5
Time-Critical Computing on a Single Chip Massively Parallel Processor - 05.1_2
EVX: Vector Execution on Low Power EDGE Cores - 02.5_4
Efficiency of a Glitch Detector against Electromagnetic Fault Injection - 08.3_1
Thermal Analysis and Model Identification Techniques for a Logic + WIDEIO Stacked DRAM Test Chip - 11.6_4
Minimal Sparse Observability of Complex Networks: Application to MPSoC Sensor Placement and Run-time Thermal Estimation & Tracking - 11.6_1
Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems - 04.2_4
Reliability-Aware Exceptions: Tolerating Intermittent Faults in Microprocessor Array Structures - 05.3_2
Making it Harder to Unlock an LSIB: Honeytraps and Misdirection in a P1687 Network - 07.7_3
RETLab: A Fast Design-automation Framework for Arbitrary RET Networks - 05.6_1
mDTM: Multi-Objective Dynamic Thermal Management for On-Chip Systems - 11.6_2
Comprehensive Analysis of Alpha and Neutron Particle-induced Soft Errors in an Embedded Processor at Nanoscales - 02.7_1
Asynchronous Asymmetrical Write Termination (AAWT) for a Low Power STT-MRAM - 07.5_1
Aging-aware Standard Cell Library Design - 09.7_6
Logic Synthesis of Low-power ICs with Ultra-wide Voltage and Frequency Scaling - 11.3_2
Standard Cell Library Tuning for Variability Tolerant Designs - 08.7_4
The Metamodeling Approach to System Level Synthesis - 11.3_1
Bandwidth-Efficient Controller-Server Co-Design with Stability Guarantees - 03.6_2
An Efficient Temperature-Gradient Based Burn-In Technique for 3D Stacked ICs - 05.7_5
Efficient Performance Estimation with Very Small Sample Size via Physical Subspace Projection and Maximum A Posteriori Estimation - 08.7_1
Unified, Ultra Compact, Quadratic Power Proxies for Multi-Core Processors - 11.6_6
Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures - 12.5_1
Erb, Dominik

Efficient SMT-based ATPG for Interconnect Open Defects - 05.7_1
Ernst, Rolf

A Flexible ASIP Architecture for Connected Components Labeling in Embedded Vision Applications - 12.3_2
Eusse, Juan Fernando

Comprehensive Analysis of Alpha and Neutron Particle-induced Soft Errors in an Embedded Processor at Nanoscales - 02.7_1
Evans, Adrian

Connecting Different Worlds - Technology Abstraction for Reliability-Aware Design and Test - 09.5
Evans, Adrian

Advanced SiMD: Extending the Reach of Contemporary SiMD Architectures - 02.5_6
Eyole, Mbou

Standard Cell Library Tuning for Variability Tolerant Designs - 08.7_4
Fabrie, Sebastien

APR-PUF: An Aging-Resistant Ring Oscillator PUF Design - 04.3_1
Fahrny, Jim

Model-Based Actor Multiplexing with Application to Complex Communication Protocols - 08.5_4
Falk, Joachim

Brain-Inspired Computing with Spin Torque Devices - 08.8_2
Fan, Deliang

GPGPUs: How to Combine High Computational Power with High Reliability - 11.8
Fang, B.

Energy Efficient MIMO Processing: A Case Study of Opportunistic Run-Time Approximations - 08.4_1
Farahpour, Nazanin

PSP-Cache: A Low-Cost Fault-Tolerant Cache Memory Architecture - 06.7_5
Farbeh, Hamed

Context Aware Power Management for Motion-sensing Body Area Network Nodes - 07.3_3
Farella, Elisabetta

Analyzing and Eliminating the Causes of Fault Sensitivity Analysis - 08.3_2
Farhad Ghalaty, Nahid

Process Variation-Aware Workload Partitioning Algorithms for GPUs Supporting Spatial-Multitasking - 07.4_4
Farmahini-Farahani, Amin

Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic - 08.8_3
Feng, Philip X.-L.

Multi Resolution Touch Panel with Built-in Fingerprint Sensing Support - 09.3_3
Feng, Tao

Novel Circuit Topology Synthesis Method Using Circuit Feature Mining and Symbolic Comparison - 02.4_8
Ferent, Cristian

Implementation Issues in the Hierarchical Composition of Performance Models of Analog Circuits - 02.4_3
Félix, F.

Model Based Hierarchical Optimization Strategies for Analog Design Automation - 02.4_5
Félix, F.
<table>
<thead>
<tr>
<th>Title</th>
<th>Authors</th>
</tr>
</thead>
<tbody>
<tr>
<td>Efficient Analysis of Variability Impact on Interconnect Lines and</td>
<td>Ferrandi, Fabrizio</td>
</tr>
<tr>
<td>Resistor Networks</td>
<td></td>
</tr>
<tr>
<td>An Adaptive Memory Interface Controller for Improving Bandwidth</td>
<td>Fermo, Luca</td>
</tr>
<tr>
<td>Utilization of Hybrid and Reconfigurable Systems</td>
<td></td>
</tr>
<tr>
<td>Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv</td>
<td>Finn, John B.</td>
</tr>
<tr>
<td>Architectural Case</td>
<td></td>
</tr>
<tr>
<td>Contract-Based Design of Control Protocols for Safety-Critical</td>
<td>Firouzi, Farshad</td>
</tr>
<tr>
<td>Cyber-Physical Systems</td>
<td></td>
</tr>
<tr>
<td>P/G TSV Planning for IR-drop Reduction in 3D-ICs</td>
<td>Firouzi, Farshad</td>
</tr>
<tr>
<td>Aging-aware Standard Cell Library Design</td>
<td>Fischer, Peter</td>
</tr>
<tr>
<td>Thin-film Printed Ferro-Electric Memories and Integrated Products</td>
<td>Fischer, Viktor</td>
</tr>
<tr>
<td>On the Assumption of Mutual Independence of Jitter Realizations in</td>
<td>Fischmeister, Sebastian</td>
</tr>
<tr>
<td>P-Tmg Stochastic Models</td>
<td></td>
</tr>
<tr>
<td>Power Modeling and Analysis in Early Design Phases</td>
<td>Flores, Paulo</td>
</tr>
<tr>
<td>Generation of Communication Schedules for Multi-Mode Distributed</td>
<td>Forte, Domenic</td>
</tr>
<tr>
<td>Real-Time Applications</td>
<td></td>
</tr>
<tr>
<td>Optimization of Design Complexity in Time-Multiplexed Constant</td>
<td>Fournigue, Alain</td>
</tr>
<tr>
<td>Multiplications</td>
<td></td>
</tr>
<tr>
<td>ARO-PUF: An Aging-Resistant Ring Oscillator PUF Design</td>
<td>Friedel, Pascal</td>
</tr>
<tr>
<td>Verification-guided Voter Minimization in Triple-Modular Redundant</td>
<td>Francillon, Aurelien</td>
</tr>
<tr>
<td>Circuits</td>
<td></td>
</tr>
<tr>
<td>A Minimalist Approach to Remote Attestation</td>
<td>Friedler, Ophir</td>
</tr>
<tr>
<td>Effective Post-Silicon Failure Localization Using Dynamic Program</td>
<td>Frigns, R.M.W.</td>
</tr>
<tr>
<td>Slicing</td>
<td></td>
</tr>
<tr>
<td>Timing Analysis of First-Come First-Served Scheduled Interval-Timed</td>
<td>Fu, Jian</td>
</tr>
<tr>
<td>Directed Acyclic Graphs</td>
<td></td>
</tr>
<tr>
<td>A Fault Detection Mechanism in a Data-flow Scheduled Multithreaded</td>
<td>Fujwara, Ikki</td>
</tr>
<tr>
<td>Processor</td>
<td></td>
</tr>
<tr>
<td>Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips</td>
<td>Fummi, F.</td>
</tr>
<tr>
<td>A Cross-Level Verification Methodology for Digital IPs Augmented with</td>
<td>Fummi, Franco</td>
</tr>
<tr>
<td>Embedded Timing Monitors</td>
<td></td>
</tr>
<tr>
<td>Moving from Co-Simulation to Simulation for Effective Smart Systems</td>
<td>Fummi, Franco</td>
</tr>
<tr>
<td>Design</td>
<td></td>
</tr>
<tr>
<td>Future SoC Verification Methodology: UVM Evolution or Revolution?</td>
<td>Fusella, Edoardo</td>
</tr>
<tr>
<td>Joint Communication Scheduling and Interconnect Synthesis for</td>
<td></td>
</tr>
<tr>
<td>FPGA-based Many-Core Systems</td>
<td></td>
</tr>
</tbody>
</table>
Girault, Alain
- [273] Verification-guided Voter Minimization in Triple-Modular Redundant Circuits - 04.7_2

Gladigau, Jens
- [236] A Novel Model for System-Level Decision Making with Combined ASP and SMT Solving - 08.5_5

Glaß, Michael
- [499] A Self-Propagating Wakeup Mechanism for Point-to-Point Networks with Partial Network Support - 02.3_3
- [466] Multi-Variant-based Design Space Exploration for Automotive Embedded Systems - 02.3_4
- [466] Multi-Objective Distributed Run-time Resource Management for Many-Cores - 08.6_3
- [9] Connecting Different Worlds - Technology Abstraction for Reliability-Aware Design and Test - 09.5

Glaß, Michael
- [1] Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures - 12.5_1

Goens, Andrés
- [129] Optimized Buffer Allocation in Multicore Platforms - 11.5_2

Gómez Pérez, José Ignacio
- [295] Feasibility Exploration of NVM Based I-Cache through MSHR Enhancements - 02.5_3

Gomony, Manil Dev
- [45] Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems - 03.5_1

Goncalves, O.
- [421] Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

González, Antonio
- [67] INFORMER: An Integrated Framework for Early-Stage Memory Robustness Analysis - 02.7_4

Goossens, Kees
- [45] Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems - 03.5_1
- [47] Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization - 07.4_1

Goossens, Sven
- [227] CoMik: A Predictable and Cycle-Accurately Composable Real-Time Microkernel - 08.6_4

Goryachev, Alex
- [373] Future SoC Verification Methodology: UVM Evolution or Revolution? - 12.8

Goswami, Dip
- [103] Fault-tolerant Control Synthesis and Verification of Distributed Embedded Systems - 03.6_3

Goyal, Ajay
- [457] The Metamodeling Approach to System Level Synthesis - 11.3_1

Graf, Sebastian
- [466] Multi-Variant-based Design Space Exploration for Automotive Embedded Systems - 02.3_4

Grani, Paolo
- [181] Assessing the Energy Break-Even Point between an Optical NoC Architecture and an Aggressive Electronic Baseline 11.2_3

Gregorek, Daniel
- [275] DCM: An IP for the Autonomous Control of Optical and Electrical Reconfigurable NoCs - 11.2_4
Grinevitch, Inna
[116] Facilitating Timing Debug by Logic Path Correspondence - 09.7_1

Grimm, Christoph
[499] Emulation-Based Robustness Assessment for Automotive Smart-Power ICs - 02.3_1

Grimm, Christoph
[501] Semi-Symbolic Analysis of Mixed-Signal Systems Including Discontinuities - 02.4_7

Grinchtein, Olga

Grivt-Taloci, S.
[164] Sensitivity-based Weighting for Passivity Enforcement of Linear Macromodels in Power Integrity Applications - 03.4_1

Gross, Kenny
[136] Global Fan Speed Control Considering Non-Ideal Temperature Measurements in Enterprise Servers - 10.3_1

Grube, Matthias
[503] Reconfigurable Silicon Nanowire Devices and Circuits: Opportunities and Challenges - 09.1_3

Grünewald, Armin
[261] System Integration - The Bridge between More than Moore and More Moore - 05.8

Gu, Chuancai
[415] Partitioned Mixed-Criticality Scheduling on Multiprocessor Platforms - 10.6_2

Guan, Nan
[506] General and Efficient Response Time Analysis for EDF Scheduling - 09.6_3

Guan, Nan
[415] Partitioned Mixed-Criticality Scheduling on Multiprocessor Platforms - 10.6_2

Guarnieri, V.
[251] A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors - 09.4_2

Guerre, Alexandre

Guerre, Alexandre
[93] Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv Architectural Case - 11.3_4

Guillaume-Sage, Ludovic
[387] Efficiency of a Glitch Detector against Electromagnetic Fault Injection - 08.3_1

Güneyssu, Tim
[508] Lightweight Code-based Cryptography: QC-MDPC McEliece Encryption on Reconfigurable Devices - 03.3_1

Guo, Hui
[509] EATBit: Effective Automated Test for Binary Translation with High Code Coverage - 04.6_1

Gupta, Rajesh K.
[207] Temporal Memoization for Energy-Efficient Timing Error Recovery in GPGPUs - 05.3_1

Gupta, Sandeep K.

Gurumurthi, S.
[187] GPGPUs: How to Combine High Computational Power with High Reliability - 11.8

Ha, Soonhoi
[145] Reliability-Aware Mapping Optimization of Multi-Core Systems with Mixed-Criticality - 11.5_5

Ha, Yajun
[511] Thermal-Aware Frequency Scaling for Adaptive Workloads on Heterogeneous MPSoCs - 10.6_1

Haase, Joachim
Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations - 08.7_5
Haddad, Patrick
On the Assumption of Mutual Independence of Jitter Realizations in P-Tng Stochastic Models - 03.3_2
Hahn, Kai
System Integration - The Bridge between More than Moore and More Moore - 05.8
Hartbacher, Jürgen
Hardware Virtualization Support for Shared Resources in Mixed-Critically Multicore Systems - 04.2_4
Haitak, Basel
A Low-Cost Radiation Hardened Flip-flop - 06.7_4
Hamdioui, Said
Bias Temperature Instability Analysis of FinFET Based SRAM Cells - 02.7_2
Hamdioui, Said
Hacking and Protecting IC Hardware - 05.2
Hamdioui, Said
Interconnect Test for 3D Stacked Memory-on-Logic - 05.7_2
Hamdioui, Said
Testing PUF-Based Secure Key Storage Circuits - 07.7_2
Han, Gang
SAFE: Security-Aware FlexRay Scheduling Engine - 02.3_5
Han, Jaehoon
Predictive Parallel Event-driven HDL Simulation with A New Powerful Prediction Strategy - 11.3_6
Han, Jie
A Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery - 04.7_5
Han, Jie
A Hybrid Non-Volatile SRAM Cell with Concurrent SEU Detection and Correction - 06.7_6
Han, Seung-Soo
A Deep Learning Methodology to Proliferate Golden Signoff Timing - 09.7_4
Han, Xu
May-Happen-in-Parallel Analysis Based on Segment Graphs for Safe ESL Models - 10.5_1
Han, Yinhe
SuperRange: Wide Operational Range Power Delivery Design for Both STV and NTV Computing - 06.4_2
Hannig, Frank
Code Generation for Embedded Heterogeneous Architectures on Android - 04.6_3
Hao, Kecheng
Equivalence Checking for Function Pipelining in Behavioral Synthesis - 06.5_3
Hartmann, Matthias
Feasibility Exploration of NVM Based l-Cache through MSHR Enhancements - 02.5_3
Hartmann, Matthias
Mission Profile Aware Robustness Assessment of Automotive Power Devices - 03.8_3
Haubelt, Christian
Model-Based Actor Multiplexing with Application to Complex Communication Protocols 08.5_4
Haubelt, Christian
A Novel Model for System-Level Decision Making with Combined ASP and SMT Solving - 08.5_5

Hayes, John P.
Fast and Accurate Computation Using Stochastic Circuits - 04.4_4

Hayes, Michael
Design and Fabrication of a 315 µH Bondwire Micro-Transformer for Ultra-Low Voltage Energy Harvesting - 06.3_5

He, Tina
Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic - 08.8_3

He, Xin
SuperRange: Wide Operational Range Power Delivery Design for Both STV and NTV Computing - 06.4_2

He, Ruining
EATBit: Effective Automated Test for Binary Translation with High Code Coverage - 04.6_1

He, Yanxiang
A Wear-Leveling-Aware Dynamic Stack for PCM Memory in Embedded Systems - 04.6_6

Heidmann, Nils
Modeling of an Analog Recording System Design for ECoG and AP Signals - 02.4_4

Heinig, Andy
System Integration - The Bridge between More than Moore and More Moore - 05.8

Heinig, André
Reconfigurable Silicon Nanowire Devices and Circuits: Opportunities and Challenges - 09.1_3

Heilmeier, Clemens
Physical Vulnerabilities of Physically Unclonable Functions - 12.2_5

Heßwege, Nico
Modeling of an Analog Recording System Design for ECoG and AP Signals - 02.4_4

Hély, David
A Multiple Fault Injection Methodology Based on Cone Partitioning towards RTL Modeling of Laser Attacks - 08.3_4

Henkel, Jörg
dSVM: Energy-Efficient Distributed Scratchpad Video Memory Architecture for the Next-Generation High Efficiency Video Coding - 02.5_2

Henkel, Jörg
Compiler-Driven Dynamic Reliability Management for On-Chip Systems under Variabilities - 05.3_7

Henkel, Jörg
Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power-Efficient Workload Balancing - 08.6_1

Henkel, Jörg
hevcDTM: Application-Driven Dynamic Thermal Management for High Efficiency Video Coding - 08.6_6

Henkel, Jörg
mDTM: Multi-Objective Dynamic Thermal Management for On-Chip Systems - 11.6_2

Henker, S.
Integrated Circuits Processing Chemical Information: Prospects and Challenges - 12.1_1

Henrichsen, Arne
Monitoring and WCET Analysis in COTS Multi-core-SoC-based Mixed-Criticality Systems - 04.2_3

Henriksson, Tomas
Optimized Buffer Allocation in Multicore Platforms - 11.5_2

Hensel, Burkhard
The Energy Benefit of Level-crossing Sampling Including the Actuator's Energy Consumption - 06.3_7

Heo, Deukhyoun
Performance Evaluation of Wireless NoCs in Presence of Irregular Network Routing Strategies - 10.2_2
Herber, Christian
[14] Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems - 04.2_4

Herkersdorf, Andreas
[14] Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems - 04.2_4

Herkersdorf, Andreas
[40] Distributed Cooperative Shared Last-Level Caching in Tiled Multiprocessor System on Chip - 04.5_7

Herkersdorf, Andreas
[26] System Integration - The Bridge between More than Moore and More Moore - 05.8

Herkersdorf, Andreas
[10] Connecting Different Worlds - Technology Abstraction for Reliability-Aware Design and Test - 09.5

Hess, Christopher
[12] Efficient Performance Estimation with Very Small Sample Size via Physical Subspace Projection and Maximum A Posteriori Estimation - 08.7_1

Hill, Stephen
[74] Clock-Modulation Based Watermark for Protection of Embedded Processors - 03.3_3

Hiller, Matthias
[48] Increasing the Efficiency of Syndrome Coding for PUFs with Helper Data Compression - 04.3_3

Ho, Tsung-Yi

Ho, Tsung-Yi
[55] A Thermal Resilient Integration of Many-core Microprocessors and Main Memory by 2.5D TSI I/Os - 07.4_5

Hochapfel, Erik
[14] Energy-Efficient FPGA Implementation for Binomial Option Pricing Using OpenCL - 08.4_2

Hoffman, Caio

Höhlein, Tim
[53] Modeling of an Analog Recording System Design for ECoG and AP Signals - 02.4_4

Holcomb, Daniel E.
[52] PUFs at a Glance - 12.2_2

Homayoun, Houman

Hon, Wing-Kai
[26] Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits - 05.3_6

Hong, Seongsoo
[48] Utilization-aware Load Balancing for the Energy Efficient Operation on the big.LITTLE Processor - 08.6_5

Horrein, Pierre-Henri
[14] Energy-Efficient FPGA Implementation for Binomial Option Pricing Using OpenCL - 08.4_2

Horstmann, Manfred

Horta, Nuno
[26] Electromigration-Aware and IR-Drop Avoidance Routing in Analog Multiport Terminal Structures - 02.4_1

Hortas, Andreas
[54] Impact of Steep-Slope Transistors on Non-Von Neumann Architectures: CNN Case Study - 06.2_3

Hoskote, Yatin
[56] Automatic Generation of Custom SIMD Instructions for Superword Level Parallelism - 12.5_3

Hsieh, Jen-Wei
[32] Garbage Collection for Multi-version Index on Flash Memory - 03.6_4
Imhof, Michael E.  
Design of Safety Critical Systems by Refinement - 04.6_4

Indaco, Marco  
Bit-Flipping Scan - A Unified Architecture for Fault Tolerance and Offline Test - 07.7_1

Ivanov, Radoslav  
Attack-Resilient Sensor Fusion - 03.6_1

Izu, Cruz  
Dynamic Construction of Circuits for Reactive Traffic in Homogeneous CMPs - 09.2_4

Jaber, K.  
Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

Jain, Arvind  
Multi-Site Test Optimization for Multi-Vdd SoCs Using Space- and Time-Division Multiplexing - 05.7_4

Jakšić, Zoran  
DRAM-based Coherent Caches and How to Take Advantage of the Coherence Protocol to Reduce the Refresh Energy - 04.5_5

Jalle, Javier  
Bus Designs for Time-Probabilistic Multicore Processors - 03.5_2

Jancke, Roland  
Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations - 08.7_5

Jantsch, Axel  
Parallel Probe Based Dynamic Connection Setup in TDM NoCs - 09.2_2

Javaid, Haris  
Hardware-Based Fast Exploration of Cache Hierarchies in Application Specific MPSoCs - 10.4_2

Javaid, Haris  
Flexible and Scalable Implementation of H.264/AVC Encoder for Multiple Resolutions Using ASIPs - 12.3_1

Jeong, Jae Woong  
Built-In Self-Test and Characterization of Polar Transmitter Parameters in the Loop-Back Mode - 12.7_2

Jerke, Goeran  
Mission Profile Aware IC Design - A Case Study - 03.8_2

Jesshope, Chris R.  
A Fault Detection Mechanism in a Data-flow Scheduled Multithreaded Processor - 03.7_4

Jiang, Yingtao  
Adaptive Power Allocation for Many-core Systems Inspired from Multiagent Auction Model - 11.6_5

Jiang, Nan  
A Wear-Leveling-Aware Dynamic Stack for PCM Memory in Embedded Systems - 04.6_6

Jin, Yier  
Real-Time Trust Evaluation in Integrated Circuits - 04.7_1

Jin, Yier  
EDA Tools Trust Evaluation through Security Property Proofs - 09.3_5

Jones, Timothy M.  
ALLARM: Optimizing Sparse Directories for Thread-Local Data - 04.5_2

Jonna, Gnaneswara Rao  
Minimally Buffered Single-Cycle Deflection Router - 11.2_5

Joosten, Sebastiaan J.C.
Kabitzsch, Klaus
- The Energy Benefit of Level-crossing Sampling Including the Actuator's Energy Consumption - 06.3_7

Kaczor, Ben
- Bias Temperature Instability Analysis of FinFET Based SRAM Cells - 02.7_2

Kadry, Wisam
- Effective Post-Silicon Failure Localization Using Dynamic Program Slicing - 11.4_3

Kagami, Takahiro
- Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips - 10.2_3

Kahng, Andrew B.
- Mission Profile Aware IC Design - A Case Study - 03.8_2

Kahng, Andrew B.
- Co-Optimization of Memory BIST Grouping, Test Scheduling, and Logic Placement - 07.7_4

Kamal, Mehdi
- A Deep Learning Methodology to Proliferate Golden Signoff Timing - 09.7_4

Kang, Shin-Haeng
- Reliability-Aware Mapping Optimization of Multi-Core Systems with Mixed-Criticality - 11.5_5

Kang, Wang
- Spintronics for Low-Power Computing - 11.1_1

Kang, Ilgweon
- Co-Optimization of Memory BIST Grouping, Test Scheduling, and Logic Placement - 07.7_4

Karakonstantis, Georgios
- A Quality-Scalable and Energy-Efficient Approach for Spectral Analysis of Heart Rate Variability - 07.3_4

Karam, Robert
- Energy-Efficient Hardware Acceleration through Computing in the Memory - 09.8_3

Kang, S.
- III-V Semiconductor Nanowires for Future Devices - 09.1_1

Karkar, Ammar
- Hybrid Wire-Surface Wave Architecture for One-to-Many Communication in Network-on-Chip - 10.2_4

Karlsson, Christer
<table>
<thead>
<tr>
<th>Title</th>
<th>Author(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Thinfilm Printed Ferro-Electric Memories and Integrated Products</td>
<td>Karri, Ramesh</td>
</tr>
<tr>
<td>Approximating the Age of RF/Analog Circuits through Re-characterization and Statistical Estimation</td>
<td>Karvouniari, Anna</td>
</tr>
<tr>
<td>Spatial Pattern Prediction Based Management of Faulty Data Caches</td>
<td>Katschke, C.</td>
</tr>
<tr>
<td>Application of Mission Profiles to Enable Cross-Domain Constraint-Driven Design</td>
<td>Kauer, Matthias</td>
</tr>
<tr>
<td>Fault-tolerant Control Synthesis and Verification of Distributed Embedded Systems</td>
<td>Kauer, Matthias</td>
</tr>
<tr>
<td>Optimal Dimensioning of Active Cell Balancing Architectures</td>
<td>Kaule, Dirk</td>
</tr>
<tr>
<td>Hardware Virtualization Support for Shared Resources in Mixed-Critically Multicore Systems</td>
<td>Kavousianos, Krysovalantis</td>
</tr>
<tr>
<td>Multi-Site Test Optimization for Multi-Vdd SoCs Using Space- and Time-Division Multiplexing</td>
<td>Keramidas, Georgios</td>
</tr>
<tr>
<td>Spatial Pattern Prediction Based Management of Faulty Data Caches</td>
<td>Kerkhoff, Hans G.</td>
</tr>
<tr>
<td>An Embedded Offset and Gain Instrument for OpAmp IPs</td>
<td>Kerzerho, V.</td>
</tr>
<tr>
<td>New Implementations of Predictive Alternate Analog/Rf test with Augmented Model Redundancy</td>
<td>Khaleghi, Behnam</td>
</tr>
<tr>
<td>A Power-Efficient Reconfigurable Architecture Using PCM Configuration Technology</td>
<td>Khan, Muhammad Usman Karim</td>
</tr>
<tr>
<td>Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power-Efficient Workload Balancing</td>
<td>Khan, Seyab</td>
</tr>
<tr>
<td>Bias Temperature Instability Analysis of FinFET Based SRAM Cells</td>
<td>Khder, Heba</td>
</tr>
<tr>
<td>mDTM: Multi-Objective Dynamic Thermal Management for On-Chip Systems</td>
<td>Kliamehr, Saman</td>
</tr>
<tr>
<td>Aging-aware Standard Cell Library Design</td>
<td>Kim, BaekGyu</td>
</tr>
<tr>
<td>A Layered Approach for Testing Timing in the Model-Based Implementation</td>
<td>Kim, Chris H.</td>
</tr>
<tr>
<td>Improving STT-MRAM Density through Multibit Error Correction</td>
<td>Kim, Dongyoung</td>
</tr>
<tr>
<td>Coarse-grained Bubble Razor to Exploit the Potential of Two-Phase Transparent Latch Designs</td>
<td>Kim, Geunho</td>
</tr>
<tr>
<td>Mixed Allocation of Adjustable Delay Buffers Combined with Buffer Sizing in Clock Tree Synthesis of Multiple Power Mode Designs</td>
<td>Kim, Hayoung</td>
</tr>
<tr>
<td>Coarse-grained Bubble Razor to Exploit the Potential of Two-Phase Transparent Latch Designs</td>
<td>Kim, Jae-Joon</td>
</tr>
<tr>
<td>Coarse-grained Bubble Razor to Exploit the Potential of Two-Phase Transparent Latch Designs</td>
<td>Kim, Jay</td>
</tr>
<tr>
<td>Predictive Parallel Event-driven HDL Simulation with A New Powerful Prediction Strategy</td>
<td>Kim, Jay</td>
</tr>
</tbody>
</table>
Kim, John
[381] Energy-Efficient Scheduling for Memory-Intensive GPGPU Workloads - 02.5_1

Kim, Jongyeon
[410] Improving STT-MRAM Density through Multibit Error Correlation - 07.5_3

Kim, Jungsso
[136] Global Fan Speed Control Considering Non-Ideal Temperature Measurements in Enterprise Servers - 10.3_1

Kim, Kibeom
[467] Utilization-aware Load Balancing for the Energy Efficient Operation on the big.LITTLE Processor - 08.6_5

Kim, Kitae
[320] FEPMA: Fine-Grained Event-Driven Power Meter for Android Smartphones Based on Device Driver Layer Event Monitoring - 12.6_4

Kim, Moon Seok
[312] Modeling Steep Slope Devices: From Circuits to Architectures - 06.2_2

Kim, Myungsun
[487] Utilization-aware Load Balancing for the Energy Efficient Operation on the big.LITTLE Processor - 08.6_5

Kim, Namdo
[301] Predictive Parallel Event-driven HDL Simulation with A New Powerful Prediction Strategy - 11.3_6

Kim, Nam Sung
[34] Process Variation-Aware Workload Partitioning Algorithms for GPUs Supporting Spatial-Multitasking - 07.4_4

Kim, Ryan
[455] Performance Evaluation of Wireless NoCs in Presence of Irregular Network Routing Strategies - 10.2_2

Kim, Sungchan
[145] Reliability-Aware Mapping Optimization of Multi-Core Systems with Mixed-Criticality - 11.5_5

Kim, Taemin
[566] Automatic Generation of Custom SIMD Instructions for Superword Level Parallelism - 12.5_3

Kim, Taewhan
[606] Mixed Allocation of Adjustable Delay Buffers Combined with Buffer Sizing in Clock Tree Synthesis of Multiple Power Mode Designs - 09.7_8

Kirscher, Jérôme
[499] Emulation-Based Robustness Assessment for Automotive Smart-Power ICs - 02.3_1

Klauck, Hagen
[268] Low-Voltage Organic Transistors for Flexible Electronics - 11.1_3

Kleeberger, Veit B.
[90] Connecting Different Worlds - Technology Abstraction for Reliability-Aware Design and Test - 09.5

Klein, Jacques-Olivier
[329] Spintronics for Low-Power Computing - 11.1_1

Kobayashi, Hiroshi
[84] Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1

Koedam, Martijn
[47] Exploiting Expendable Process-Margins in DRAMs for Run-Time Performance Optimization - 07.4_1

Koedam, Martijn
[237] CoMiK: A Predictable and Cycle-Accurately Composable Real-Time Microkernel - 08.6_4

Koibuchi, Michihiro
[60] Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips - 10.2_3

Komalan, Manu
[295] Feasibility Exploration of NVM-Based I-Cache through MSHR Enhancements - 02.5_3

Komoda, Toshiya
[84] Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1
Kwak, Doowhan
Predictive Parallel Event-driven HDL Simulation with A New Powerful Prediction Strategy - 11.3_6

Lager, Guillaume
Time-Critical Computing on a Single Chip Massively Parallel Processor - 05.1_2

Lagraa, Sofiane
Scalability Bottlenecks Discovery in MPSoC Platforms Using Data Mining on Simulation Traces - 07.6_1

Lai, Kuan-Yu
Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits - 05.3_6

Lam, Kam-Yiu
Garbage Collection for Multi-version Index on Flash Memory - 03.6_4

Lange, André
Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations - 08.7_5

Larsson-Edefors, Per
Reducing Set-Associative L1 Data Cache Energy by Early Load Data Dependence Detection (ELD) - 04.5_6

Lauer, Christoph
Multi-Variant-based Design Space Exploration for Automotive Embedded Systems - 02.3_4

Lauwereins, Rudy
Interfacing to Living Cells - 12.1_2

Layer, C.
Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

Le Beux, Sébastien
CHAMELEON: CHANNEL Efficient Optical Network-on-Chip - 11.1_2

Le, Hoang M.
Towards Verifying Determinism of SystemC Designs - 06.5_6

Le Nours, Sébastien
A Dynamic Computation Method for Fast and Accurate Performance Evaluation of Multi-core Architectures - 10.5_3

Lee, Chia-Yi
Design-for-Debug Routing for FIB Probing - 11.4_4

Lee, Doowon
Brisk and Limited-Impact NoC Routing Reconfiguration - 11.2_1

Lee, Haeseung
GPU-EvR: Run-time Event Based Real-time Scheduling Framework on GPGPU Platform - 08.6_2

Lee, Hsun-Cheng
A Novel Low Power 11-bit Hybrid ADC Using Flash and Delay Line Architectures - 02.4_6

Lee, Insup
Attack-Resilient Sensor Fusion - 03.6_1

Lee, Insup
A Layered Approach for Testing Timing in the Model-Based Implementation - 07.6_4

Lee, Jungseob
Process Variation-Aware Workload Partitioning Algorithms for GPUs Supporting Spatial-Multitasking - 07.4_4

Lee, Ming-Chao
Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits - 05.3_6

Lee, Minseok
Energy-Efficient Scheduling for Memory-Intensive GPGPU Workloads - 02.5_1

Lee, Sunggu
<table>
<thead>
<tr>
<th>Author</th>
<th>Title</th>
<th>Code</th>
</tr>
</thead>
<tbody>
<tr>
<td>Leeser, Miriam</td>
<td>Coarse-grained Bubble Razor to Exploit the Potential of Two-Phase Transparent Latch Designs</td>
<td>12.6_3</td>
</tr>
<tr>
<td>Leger, Gildas</td>
<td>Sigma-Delta Testability for Pipeline A/D Converters</td>
<td>12.7_4</td>
</tr>
<tr>
<td>Lei, Li</td>
<td>Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes</td>
<td>11.4_2</td>
</tr>
<tr>
<td>Leibe, Bastian</td>
<td>A Flexible ASIP Architecture for Connected Components Labeling in Embedded Vision Applications</td>
<td>12.3_2</td>
</tr>
<tr>
<td>Leo, K.</td>
<td>Organic Electronics - From Lab to Markets</td>
<td>11.0</td>
</tr>
<tr>
<td>Letzkus, Florian</td>
<td>Low-Voltage Organic Transistors for Flexible Electronics</td>
<td>11.1_3</td>
</tr>
<tr>
<td>Leupers, Rainer</td>
<td>Technology Transfer towards Horizon 2020</td>
<td>02.8</td>
</tr>
<tr>
<td>Leupers, Rainer</td>
<td>Time-Decoupled Parallel SystemC Simulation</td>
<td>07.6_6</td>
</tr>
<tr>
<td>Leupers, Rainer</td>
<td>Automatic Detection of Concurrency Bugs through Event Ordering Constraints</td>
<td>10.4_1</td>
</tr>
<tr>
<td>Leupers, Rainer</td>
<td>Optimized Buffer Allocation in Multicore Platforms</td>
<td>11.5_2</td>
</tr>
<tr>
<td>Leupers, Rainer</td>
<td>A Flexible ASIP Architecture for Connected Components Labeling in Embedded Vision Applications</td>
<td>12.3_2</td>
</tr>
<tr>
<td>Leveugle, Régis</td>
<td>A Multiple Fault Injection Methodology Based on Cone Partitioning towards RTL Modeling of Laser Attacks</td>
<td>08.3_4</td>
</tr>
<tr>
<td>Levitan, Steve</td>
<td>Video Analytics Using Beyond CMOS Devices</td>
<td>12.1_3</td>
</tr>
<tr>
<td>Lhuillier, Yves</td>
<td>A Unified Methodology for a Fast Benchmarking of Parallel Architecture</td>
<td>07.6_7</td>
</tr>
<tr>
<td>Li, Bing</td>
<td>Partial-SET: Write Speedup of PCM Main Memory</td>
<td>03.5_5</td>
</tr>
<tr>
<td>Li, Boxun</td>
<td>ICE: Inline Calibration for Memristor Crossbar-based Computing Engine</td>
<td>07.5_5</td>
</tr>
<tr>
<td>Li, Boxun</td>
<td>ICE: Energy Efficient Neural Networks for Big Data Analytics</td>
<td>12.1_4</td>
</tr>
<tr>
<td>Li, Hai (Helen)</td>
<td>ICE: Inline Calibration for Memristor Crossbar-based Computing Engine</td>
<td>07.5_5</td>
</tr>
</tbody>
</table>
Lippmann, Mirko

Liu, Bao
[643] Embedded Reconfigurable Logic for ASIC Design Obfuscation against Supply Chain Attacks - 09.3_1

Liu, Chian-Wei

Liu, Cong
[519] A Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery - 04.7_5

Liu, Di
[335] Resource Optimization for CSDF-modeled Streaming Applications with Latency Constraints - 07.6_3

Liu, Jianming
[413] MSim: A General Cycle Accurate Simulation Platform for Memcomputing Studies - 09.8_2

Liu, Jianxiang
[255] Image Progressive Acquisition for Hardware Systems - 12.3_3

Liu, Leibo
[645] Extending Lifetime of Battery-Powered Coarse-Grained Reconfigurable Computing Platforms - 11.7_3

Liu, Shaoteng
[577] Parallel Probe Based Dynamic Connection Setup in TDM NoCs - 09.2_2

Liu, Wen-Hao
[377] Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost - 12.4_3

Liu, Xuchen
[371] CHAMELEON: CHANNEL Efficient Optical Network-on-Chip - 11.1_2

Liu, Ziyi
[641] Programmable Decoder and Shadow Threads: Tolerate Remote Code Injection Exploits with Diversified Redundancy - 03.5_3

Lo, Paul

Loi, Igor
[205] A Multi Banked - Multi Ported - non Blocking Shared L2 Cache for MPSoC Platforms 04.5_4

Lombardi, Fabrizio
[519] A Low-Power, High-Performance Approximate Multiplier with Configurable Partial Error Recovery - 04.7_5

Lombardi, Fabrizio
[521] A Hybrid Non-Volatile SRAM Cell with Concurrent SEU Detection and Correction - 06.7_6

Long, Yanchen
[647] Analysis and Evaluation of Per-Flow Delay Bound for Multiplexing Models - 09.4_4

Lora, Michele
[483] Moving from Co-Simulation to Simulation for Effective Smart Systems Design - 10.4_5

Lorenz, Ingolf
[513] Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations - 08.7_5

Lourenço, Nuno
[285] Electromigration-Aware and IR-Drop Avoidance Routing in Analog Multiport Terminal Structures - 02.4_1

Lu, Tianyou
[345] Achieving Efficient Packet-based Memory System by Exploiting Correlation of Memory Requests - 04.5_1

Lu, Youyou
[649] p-OFTL: An Object-based Semantic-aware Parallel Flash Translation Layer - 06.6_4

Lu, Zhonghai
[577] Parallel Probe Based Dynamic Connection Setup in TDM NoCs - 09.2_2
<table>
<thead>
<tr>
<th>Author</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lu, Zhonghai</td>
<td>Empowering Study of Delay Bound Tightness with Simulated Annealing</td>
<td>09.4_3</td>
</tr>
<tr>
<td>Lu, Zhonghai</td>
<td>Analysis and Evaluation of Per-Flow Delay Bound for Multiplexing Models</td>
<td>09.4_4</td>
</tr>
<tr>
<td>Lübbers, Enno</td>
<td>Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems</td>
<td>04.2_4</td>
</tr>
<tr>
<td>Lukasiewycz, Martin</td>
<td>Optimal Dimensioning of Active Cell Balancing Architectures</td>
<td>06.3_3</td>
</tr>
<tr>
<td>Lun, Rong</td>
<td>Energy Efficient Neural Networks for Big Data Analytics</td>
<td>12.1_4</td>
</tr>
<tr>
<td>Lv, Tao</td>
<td>Functional Test Generation Guided by Steady-State Probabilities of Abstract Design</td>
<td>11.4_5</td>
</tr>
<tr>
<td>M, Vijaykumar</td>
<td>Statistical Static Timing Analysis Using a Skew-Normal Canonical Delay Model</td>
<td>09.7_2</td>
</tr>
<tr>
<td>Macii, E.</td>
<td>A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors</td>
<td>09.4_2</td>
</tr>
<tr>
<td>Macii, Enrico</td>
<td>Cache Aging Reduction with Improved Performance Using Dynamically Re-sizable Cache</td>
<td>07.4_2</td>
</tr>
<tr>
<td>Macii, Enrico</td>
<td>Pass-XNOR Logic: A New Logic Style for P-N Junction Based Graphene Circuits</td>
<td>09.7_7</td>
</tr>
<tr>
<td>Macii, Enrico</td>
<td>Thermal Management of Batteries Using a Hybrid Supercapacitor Architecture</td>
<td>11.6_3</td>
</tr>
<tr>
<td>Macreeli, Enrico</td>
<td>Design and Fabrication of a 315 µH Bondwire Micro-Transformer for Ultra-Low Voltage Energy Harvesting</td>
<td>06.3_5</td>
</tr>
<tr>
<td>Magarshack, Philippe</td>
<td>Panel: Emerging vs. Established Technologies: A Two Sphinxes' Riddle at the Crossroads?</td>
<td>02.2</td>
</tr>
<tr>
<td>Mahmood, Haroon</td>
<td>Cache Aging Reduction with Improved Performance Using Dynamically Re-sizable Cache</td>
<td>07.4_2</td>
</tr>
<tr>
<td>Mahmoodi, Hamid</td>
<td>Exploiting STT-NV Technology for Reconfigurable, High Performance, Low Power, and Low Temperature Functional Unit Design</td>
<td>11.7_1</td>
</tr>
<tr>
<td>Mai, Ken</td>
<td>An Efficient Reliable PUF-Based Cryptographic Key Generator in 65nm CMOS</td>
<td>04.3_2</td>
</tr>
<tr>
<td>Maistri, Paolo</td>
<td>A Multiple Fault Injection Methodology Based on Cone Partitioning towards RTL Modeling of Laser Attacks</td>
<td>08.3_4</td>
</tr>
<tr>
<td>Mak, Terrence</td>
<td>Hybrid Wire-Surface Wave Architecture for One-to-Many Communication in Network-on-Chip</td>
<td>10.2_4</td>
</tr>
<tr>
<td>Mak, Terrence</td>
<td>Adaptive Power Allocation for Many-core Systems Inspired from Multiagent Auction Model</td>
<td>11.6_5</td>
</tr>
<tr>
<td>Makris, Yiorgos</td>
<td>An Analog Non-Volatile Neural Network Platform for Prototyping RF BIST Solutions</td>
<td>12.7_1</td>
</tr>
<tr>
<td>Maliuk, Dmitry</td>
<td>An Analog Non-Volatile Neural Network Platform for Prototyping RF BIST Solutions</td>
<td>12.7_1</td>
</tr>
<tr>
<td>Maniatakos, Michail</td>
<td>HEROIC: Homomorphically Encrypted One Instruction Computer</td>
<td>09.3_4</td>
</tr>
<tr>
<td>Marculescu, Radu</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Mariani, Giovanni
[10.2_3] Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips - 10.2_3

Martinissen, Erik Jan
[08.5_6] DeSpErate: Speeding-up Design Space Exploration by Using Predictive Simulation Scheduling - 08.5_6

Marongiu, Andrea
[05.7_2] Interconnect Test for 3D Stacked Memory-on-Logic - 05.7_2

Marongiu, Andrea
[02.5_7] A Tightly-coupled Hardware Controller to Improve Scalability and Programmability of Shared-Memory Heterogeneous Clusters - 02.5_7

Martins, Ricardo
[06.6_3] Tightly-Coupled Hardware Support to Dynamic Parallelism Acceleration in Embedded Shared Memory Clusters - 06.6_3

Masadeh, Mahmoud
[02.4_1] Electromigration-Aware and IR-Drop Avoidance Routing in Analog Multiport Terminal Structures - 02.4_1

Masrur, Alejandro
[09.6_4] The Schedulability Region of Two-Level Mixed-Criticality Systems Based on EDF-VD - 09.6_4

Mathew, Jimson
[05.4_6] A Low Power and Robust Carbon Nanotube 6T SRAM Design with Metallic Tolerance - 05.4_6

Mathew, Jimson
[07.5_6] Complementary Resistive Switch Based Stateful Logic Operations Using Material Implication - 07.5_6

Matsunaga, Kensaku
[06.4_1] Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1

Matsunaga, Yusuke
[10.7_4] Synthesis Algorithm of Parallel Index Generation Units - 10.7_4

Matsutani, Hiroki
[11.3_2] Logic Synthesis of Low-power ICs with Ultra-wide Voltage and Frequency Scaling - 11.3_2

Mattheakis, P.
[10.7_8] Hardware Primitives for the Synthesis of Multithreaded Elastic Systems - 10.7_8

Maurer, Peter M.
[10.7_6] A Universal Symmetry Detection Algorithm - 10.7_6

Maurine, Philippe
[08.3_1] Efficiency of a Glitch Detector against Electromagnetic Fault Injection - 08.3_1

Mavropoulos, Michail
[03.7_1] Spatial Pattern Prediction Based Management of Faulty Data Caches - 03.7_1

Mazzero, Antonino
[11.7_5] Joint Communication Scheduling and Interconnect Synthesis for FPGA-based Many-Core Systems - 11.7_5

Meeus, Wim
[10.7_5] Automating Data Reuse in High-Level Synthesis - 10.7_5

Meguerdichian, Saro
[10.7_1] Provably Minimal Energy Using Coordinated DVS and Power Gating - 10.7_1

Mehregany, Mehran
[08.8_3] Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic - 08.8_3

Meijer, Maurice
[11.3_2] Logic Synthesis of Low-power ICs with Ultra-wide Voltage and Frequency Scaling - 11.3_2

Membarth, Richard
[04.6_3] Code Generation for Embedded Heterogeneous Architectures on Android - 04.6_3
<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mena Morales, Valentin</td>
<td>Energy-Efficient FPGA Implementation for Binomial Option Pricing Using OpenCL</td>
<td>08.4</td>
</tr>
<tr>
<td>Mensch, P.</td>
<td>III-V Semiconductor Nanowires for Future Devices</td>
<td>09.1</td>
</tr>
<tr>
<td>Mera, Maria Isabel</td>
<td>Trade-offs in Execution Signature Compression for Reliable Processor Systems</td>
<td>04.7</td>
</tr>
<tr>
<td>Mercati, Pietro</td>
<td>A Linux-Governor Based Dynamic Realiability Manager for Android Mobile Devices</td>
<td>05.3</td>
</tr>
<tr>
<td>Meyer, Brett H.</td>
<td>Trade-offs in Execution Signature Compression for Reliable Processor Systems</td>
<td>04.7</td>
</tr>
<tr>
<td>Meyer zu Bexten, V.</td>
<td>Application of Mission Profiles to Enable Cross-Domain Constraint-Driven Design</td>
<td>03.8</td>
</tr>
<tr>
<td>Michel, Bruno</td>
<td>Integrated Microfluidic Power Generation and Cooling for Bright Silicon MPSoCs</td>
<td>06.1</td>
</tr>
<tr>
<td>Michel, Hans Ulrich</td>
<td>Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems</td>
<td>04.2</td>
</tr>
<tr>
<td>Micheloni, Rino</td>
<td>SSDExplorer: A Virtual Platform for Fine-Grained Design Space Exploration of Solid State Drives</td>
<td>10.4</td>
</tr>
<tr>
<td>Milea, A.</td>
<td>Combined DVFS and Mapping Exploration for Lifetime and Soft-Error Susceptibility Improvement in MPSoCs</td>
<td>03.7</td>
</tr>
<tr>
<td>Mikolajick, Thomas</td>
<td>Reconfigurable Silicon Nanowire Devices and Circuits: Opportunities and Challenges</td>
<td>09.1</td>
</tr>
<tr>
<td>Milder, Peter</td>
<td>Trade-offs in Execution Signature Compression for Reliable Processor Systems</td>
<td>04.7</td>
</tr>
<tr>
<td>Miller, Felix</td>
<td>System Integration - The Bridge between More than Moore and More Moore</td>
<td>05.8</td>
</tr>
<tr>
<td>Minematsu, Kazuhiko</td>
<td>A Smaller and Faster Variant of RSM</td>
<td>08.3</td>
</tr>
<tr>
<td>Mineo, Andrea</td>
<td>An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs</td>
<td>10.2</td>
</tr>
<tr>
<td>Miremadi, Seyed Ghassem</td>
<td>PSP-Cache: A Low-Cost Fault-Tolerant Cache Memory Architecture</td>
<td>06.7</td>
</tr>
<tr>
<td>Mitra, Tulika</td>
<td>WCET-Centric Dynamic Instruction Cache Locking</td>
<td>02.6</td>
</tr>
<tr>
<td>Mohanram, Kantik</td>
<td>Write-Once-Memory-Code Phase Change Memory</td>
<td>07.5</td>
</tr>
<tr>
<td>Mokhov, Andrey</td>
<td>Design of Safety Critical Systems by Refinement</td>
<td>04.6</td>
</tr>
<tr>
<td>Molnos, Anca</td>
<td>CoMik: A Predictable and Cycle-Accurately Composable Real-Time Microkernel</td>
<td>08.6</td>
</tr>
<tr>
<td>Monteiro, José</td>
<td>Optimization of Design Complexity in Time-Multiplexed Constant Multiplications</td>
<td>10.7</td>
</tr>
<tr>
<td>Moore, Ryan W.</td>
<td>Program Affinity Performance Models for Performance and Utilization</td>
<td>02.5</td>
</tr>
<tr>
<td>Morad, Rommy</td>
<td>ArChIVED: Architectural Checking via Event Digs for High Performance Validation</td>
<td>11.4</td>
</tr>
</tbody>
</table>
Morad, Ronny
[374] Future SoC Verification Methodology: UVM Evolution or Revolution? - 12.8

Moreira, Orlando
[678] Mode-Controlled Datatflow Based Modeling & Analysis of a 4G-LTE Receiver - 08.4_6

Moreno, Javier
[502] Sem-Symbolic Analysis of Mixed-Signal Systems Including Discontinuities - 02.4_7

Morgenshtein, Arkadiy
[480] Effective Post-Silicon Failure Localization Using Dynamic Program Slicing - 11.4_3

Morrow, Katherine
[373] Process Variation-Aware Workload Partitioning Algorithms for GPUs Supporting Spatial-Multitasking - 07.4_4

Moselund, K.
[254] III-V Semiconductor Nanowires for Future Devices - 09.1_1

Mottaghi, Mohammad D.
[469] RETLab: A Fast Design-automation Framework for Arbitrary RET Networks - 05.6_1

Muhr, Hannes
[300] Power Modeling and Analysis in Early Design Phases - 08.1_1

Mukherjee, Saoni
[603] Make it Real: Effective Floating-Point Reasoning via Exact Arithmetic - 05.5_5

Mukhopadhyay, Saibal
[96] Ultra-low Power Electronics with SiGe Tunnel FET - 08.8_1

Müller, Dirk
[666] The Schedulability Region of Two-Level Mixed-Criticality Systems Based on EDF-VD - 09.6_4

Munir, Arslan
[612] D2Cyber: A Design Automation Tool for Dependable Cybercars - 03.6_5

Murali Krishna, G.
[31] EDT: A Specification Notation for Reactive Systems - 08.5_3

Murillo, Luis Gabriel
[121] Automatic Detection of Concurrency Bugs through Event Ordering Constraints - 10.4_1

Murmann, Boris
[267] Low-Voltage Organic Transistors for Flexible Electronics - 11.1_3

Murray, Jacob
[546] Performance Evaluation of Wireless NoCs in Presence of Irregular Network Routing Strategies - 10.2_2

Mutyam, Madhu

Myers, James
[74] Clock-Modulation Based Watermark for Protection of Embedded Processors - 03.3_3

N

Nahas, Joseph
[557] Design of 3D Nanomagnetic Logic Circuits: A Full-Adder Case Study - 05.6_2

Nahas, Joseph
[553] Impact of Steep-Slope Transistors on Non-Von Neumann Architectures: CNN Case Study - 06.2_3

Nahir, Amir
[479] Effective Post-Silicon Failure Localization Using Dynamic Program Slicing - 11.4_3

Nakamura, Hiroshi
[83] Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1

Namiki, Mitaro
<table>
<thead>
<tr>
<th>Authors</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Niemier, Michael</td>
<td>Impact of Steep-Slope Transistors on Non-Von Neumann Architectures: CNN Case Study</td>
<td>06.2</td>
</tr>
<tr>
<td>Nikitasik, Antonis</td>
<td>A Novel Embedded System for Vision Tracking</td>
<td>11.7</td>
</tr>
<tr>
<td>Nikolos, Dimitris</td>
<td>Spatial Pattern Prediction Based Management of Faulty Data Caches</td>
<td>03.7</td>
</tr>
<tr>
<td>Nirmaier, Thomas</td>
<td>Emulation-Based Robustness Assessment for Automotive Smart-Power ICs</td>
<td>02.3</td>
</tr>
<tr>
<td>Nirmaier, Thomas</td>
<td>Mission Profile Aware Robustness Assessment of Automotive Power Devices</td>
<td>03.8</td>
</tr>
<tr>
<td>Novo, David</td>
<td>SKETCHLOG: Sketching Combinational Circuits</td>
<td>06.5</td>
</tr>
<tr>
<td>O.</td>
<td>Energy Efficient MIMO Processing: A Case Study of Opportunistic Run-Time Approximations</td>
<td>08.4</td>
</tr>
<tr>
<td>Nowotsch, Jan</td>
<td>Monitoring and WCET Analysis in COTS Multi-core-SoC-based Mixed-Criticality Systems</td>
<td>04.2</td>
</tr>
<tr>
<td>Notieres, J.P.</td>
<td>Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips</td>
<td>10.1</td>
</tr>
<tr>
<td>Nuzzo, Pierluigi</td>
<td>Contract-Based Design of Control Protocols for Safety-Critical Cyber-Physical Systems</td>
<td>10.3</td>
</tr>
<tr>
<td>Nuzzo, Pierluigi</td>
<td>Library-Based Scalable Refinement Checking for Contract-Based Design</td>
<td>06.6</td>
</tr>
<tr>
<td>Oberg, Johnny</td>
<td>From Simulink to NoC-based MPSoC on FPGA</td>
<td>11.5</td>
</tr>
<tr>
<td>Oboril, Fabian</td>
<td>P/G TSV Planning for IR-drop Reduction in 3D-ICs</td>
<td>03.4</td>
</tr>
<tr>
<td>Oboril, Fabian</td>
<td>Asynchronous Asymmetrical Write Termination (AAWT) for a Low Power STT-MRAM</td>
<td>07.5</td>
</tr>
<tr>
<td>Connor, Ian O’</td>
<td>CHAMELEON: CHANNEL Efficient Optical Network-on-Chip</td>
<td>11.1</td>
</tr>
<tr>
<td>Odendahl, Maximilian</td>
<td>Optimized Buffer Allocation in Multicore Platforms</td>
<td>11.5</td>
</tr>
<tr>
<td>Okamura, Toshihiko</td>
<td>A Smaller and Faster Variant of RSM</td>
<td>08.3</td>
</tr>
<tr>
<td>Olbrich, M.</td>
<td>Application of Mission Profiles to Enable Cross-Domain Constraint-Driven Design</td>
<td>03.8</td>
</tr>
<tr>
<td>Olivo, Pierro</td>
<td>SSDExplorer: A Virtual Platform for Fine-Grained Design Space Exploration of Solid State Drives</td>
<td>10.4</td>
</tr>
<tr>
<td>Onkarajiah, Santhosh</td>
<td>Resistive Memories: Which Applications?</td>
<td>10.1</td>
</tr>
<tr>
<td>Oralioğlu, Alex</td>
<td>On-Device Objective-C Application Optimization Framework for High-Performance Mobile Processors</td>
<td>04.6</td>
</tr>
<tr>
<td>Ortin, Marta</td>
<td>Dynamic Construction of Circuits for Reactive Traffic in Homogeneous CMPs</td>
<td>09.2</td>
</tr>
<tr>
<td>Osewold, Christof</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
DCM: An IP for the Autonomous Control of Optical and Electrical Reconfigurable NoCs. - 11.2_4
Ottavi, Marco

Complementary Resistive Switch Based Stateful Logic Operations Using Material Implication - 07.5_6
Oucheikh, Houcine

Resistive Memories: Which Applications? - 10.1_4
Ouyang, Peng

Extending Lifetime of Battery-Powered Coarse-Grained Reconfigurable Computing Platforms - 11.7_3
Ozev, Sule

Approximating the Age of RF/Analog Circuits through Re-characterization and Statistical Estimation - 02.7_6
Ozev, Sule

Built-In Self-Test and Characterization of Polar Transmitter Parameters in the Loop-Back Mode - 12.7_2
Paganelli, Rudi Paolo

Design and Fabrication of a 315 µH Bondwire Micro-Transformer for Ultra-Low Voltage Energy Harvesting - 06.3_5
Paganos, Theofilos

A Novel Embedded System for Vision Tracking - 11.7_6
Pajic, Miroslav

Attack-Resilient Sensor Fusion - 03.6_1
Paler, Alexandru

Software-based Pauli Tracking in Fault-tolerant Quantum Circuits - 05.6_7
Palermo, Gianluca

Voltage Island Management in Near Threshold Manycore Architectures to Mitigate Dark Silicon - 08.2_2
Palermo, Gianluca

DeSpErate: Speeding-up Design Space Exploration by Using Predictive Simulation Scheduling - 08.5_6
Palesi, Maurizio

An Adaptive Transmitting Power Technique for Energy Efficient mm-Wave Wireless NoCs - 10.2_1
Palesi, Maurizio

Adaptive Power Allocation for Many-core Systems Inspired from Multiagent Auction Model - 11.6_5
Palit, Indranil

Impact of Steep-Slope Transistors on Non-Von Neumann Architectures: CNN Case Study - 06.2_3
Palella, Pietro

Panel: The World Is Going... Analog & Mixed-Signal! What about EDA? - 03.2
Palomar, Oscar

EVX: Vector Execution on Low Power EDGE Cores - 02.5_4
Palomino, Daniel

hevcDTM: Application-Driven Dynamic Thermal Management for High Efficiency Video Coding - 08.6_6
Pan, Xiao

Semi-Symbolic Analysis of Mixed-Signal Systems Including Discontinuities - 02.4_7
Panda, Biswabandan

Introducing Thread Criticality Awareness in Prefetcher Aggressiveness Control - 04.5_3
Panda, Preeti Ranjan

Energy Optimization in Android Applications through Wakelock Placement - 04.6_5
Panda, Preeti Ranjan

Energy Efficient Data Flow Transformation for Givens Rotation Based QR Decomposition - 08.4_5
Pande, Partha Pratim
Performance Evaluation of Wireless NoCs in Presence of Irregular Network Routing Strategies - 10.2_2
Pandey, Sujan

Transient Errors Resiliency Analysis Technique for Automotive Safety Critical Applications - 02.3_6
Papachristou, Christos

Cross-correlation of Specification and RTL for Soft IP Analysis - 10.5_4
Papadimitriou, Athanasios

A Multiple Fault Injection Methodology Based on Cone Partitioning towards RTL Modeling of Laser Attacks - 08.3_4
Papaefstathiou, Ioannis

A Novel Embedded System for Vision Tracking - 11.7_6
Parameswaran, Sri

Hardware-Based Fast Exploration of Cache Hierarchies in Application Specific MPSoCs - 10.4_2
Parameswaran, Sri

Flexible and Scalable Implementation of H.264/AVC Encoder for Multiple Resolutions Using ASIPs - 12.3_1
Parekhji, Rubin

Multi-Site Test Optimization for Multi-VPSoCs Using Space- and Time-Division Multiplexing - 05.7_4
Park, Eunhyek

Brisk and Limited-Impact NoC Routing Reconfiguration - 11.2_1
Park, Junhyuck

Accelerating Graph Computation with Ractrack Memory and Pointer-Assisted Graph Representation - 06.6_6
Park, Junhyuck

Predictive Parallel Even-driven HDL Simulation with A New Powerful Prediction Strategy - 11.3_6
Park, Taejoon

Mixed Allocation of Adjustable Delay Buffers Combined with Buffer Sizing in Clock Tree Synthesis of Multiple Power Mode Designs - 09.7_8
Pattabiraman, K.

A Layered Approach for Testing Timing in the Model-Based Implementation - 07.6_4
Paterna, P.

Tightening BDD-based Approximate Reachability with SAT-based Clause Generalization - 05.5_4
Paterna, Francesco

A Linux-Governor Based Dynamic Realiability Manager for Android Mobile Devices - 05.3_5
Paterna, Francesco

Ambient Variation-tolerant and Inter Components Aware Thermal Management for Mobile System on Chips - 08.4_4
Paulitsch, Michael

GPGPUs: How to Combine High Computational Power with High Reliability - 11.8
Paul, Somnath

Energy-Efficient Hardware Acceleration through Computing in the Memory - 09.8_3
Paul, Steffen

Modeling of an Analog Recording System Design for ECoG and AP Signals - 02.4_4
Paulitsch, Michael

Monitoring and WCET Analysis in COTS Multi-core-Soc-based Mixed-Criticality Systems - 04.2_3
P.D., Sai Manoj

Zonotope-based Nonlinear Model Order Reduction for Fast Performance Bound Analysis of Analog Circuits with Multiple-interval-valued Parameter Variations - 02.4_2
P.D., Sai Manoj

A Thermal Resilient Integration of Many-core Microprocessors and Main Memory by 2.5D TSI I/Os - 07.4_5
Pearson, Justin

Model-based Protocol Log Generation for Testing a Telecommunication Test Harness Using CLP - 07.6_5
Pedram, Massoud
An Energy-Aware Fault Tolerant Scheduling Framework for Soft Error Resilient Cloud Computing Systems - 04.7_4

Pedram, Massoud
Minimizing State-of-Health Degradation in Hybrid Electrical Energy Storage Systems with Arbitrary Source and Load Profiles - 05.4_4

Pedram, Massoud
Optimal Design and Management of a Smart Residential PV and Energy Storage System - 06.3_4

Pedram, Massoud
Improving Efficiency of Extensible Processors by Using Approximate Custom Instructions - 08.6_7

Pedram, Massoud
Application Mapping for Express Channel-Based Networks-on-Chip - 09.2_1

Pedram, Massoud
Concurrent Placement, Capacity Provisioning, and Request Flow Control for a Distributed Cloud Infrastructure - 10.3_4

Pedram, Massoud
VRCon: Dynamic Reconfiguration of Voltage Regulators in a Multicore Platform - 12.6_2

Pellizzoni, Rodolfo
Time-predictable Execution of Multithreaded Applications on Multicore Systems - 02.6_4

Pellizzoni, Rodolfo
Generation of Communication Schedules for Multi-Mode Distributed Real-Time Applications - 10.6_3

Peltier, Nicolas
Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv Architectural Case - 11.3_4

Pelz, Georg
Emulation-Based Robustness Assessment for Automotive Smart-Power ICs - 02.3_1

Pelz, Georg
Mission Profile Aware Robustness Assessment of Automotive Power Devices - 03.8_3

Peng, Zebo
Bandwidth-Efficient Controller-Server Co-Design with Stability Guarantees - 03.6_2

Peng, Zebo
An Efficient Temperature-Gradient Based Burn-In Technique for 3D Stacked ICs - 05.7_5

Peng, Zhen-Yu
Mask-Cost-Aware ECO Routing - 03.4_8

Perricone, Robert
Design of 3D Nanomagnetic Logic Circuits: A Full-Adder Case Study - 05.6_2

Perricone, Robert
Modeling Steep Slope Devices: From Circuits to Architectures - 06.2_2

Peters-Drolshagen, Dagmar
Modeling of an Analog Recording System Design for ECoG and AP Signals - 02.4_4

Petricca, M.
A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors - 09.4_2

Pétrot, Frédéric
Scalability Bottlenecks Discovery in MPSoC Platforms Using Data Mining on Simulation Traces - 07.6_1

Pigorsch, Florian
Simple Interpolants for Linear Arithmetic - 05.5_3

Pineda de Gyvez, José
Standard Cell Library Tuning for Variability Tolerant Designs - 08.7_4
Pineda de Gyvez, Jose
- Logic Synthesis of Low-power ICs with Ultra-wide Voltage and Frequency Scaling - 11.3_2

Polian, Ilia
- Software-based Pauli Tracking in Fault-tolerant Quantum Circuits - 05.6_7

Pomeranz, Irith
- Test and Non-Test Cubes for Diagnostic Test Generation Based on Merging of Test Cubes - 05.7_6
- Substituting Transition Faults with Path Delay Faults as a Basic Delay Fault Model - 08.7_3

Poncino, Massimo
- A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors - 09.2_2
- Cache Aging Reduction with Improved Performance Using Dynamically Re-Sizeable Cache - 07.4_2
- Pass-XNOR Logic: A New Logic Style for P-N Junction Based Graphene Circuits - 09.7_7
- Thermal Management of Batteries Using a Hybrid Supercapacitor Architecture - 11.6_3

Pongratz, Werner
- Monitoring and WCET Analysis in COTS Multi-core-Soc-based Mixed-Criticality Systems - 04.2_3

Pontarelli, Salvatore
- Complementary Resistive Switch Based Stateful Logic Operations Using Material Implication - 07.5_6

Poon, Chung Keung
- Garbage Collection for Multi-version Index on Flash Memory - 03.6_4

Portal, Jean-Michel
- Resistive Memories: Which Applications? - 10.1_4

Poss, Raphael
- A Fault Detection Mechanism in a Data-flow Scheduled Multithreaded Processor - 03.7_4

Postula, Adam
- A Dynamic Computation Method for Fast and Accurate Performance Evaluation of Multi-core Architectures - 10.5_3

Potkonjak, Miodrag
- Provably Minimal Energy Using Coordinated DVS and Power Gating - 10.7_1

Potter, John
- Making it Harder to Unlock an LSIB: Honeytraps and Misdirection in a P1687 Network - 07.7_3

Pouliakis, Marco
- Time-Critical Computing on a Single Chip Massively Parallel Processor - 05.1_2

Pradhan, Dhiraj K.
- A Low Power and Robust Carbon Nanotube 6T SRAM Design with Metallic Tolerance - 05.4_6

Prakash, Varun
- Multi Resolution Touch Panel with Built-in Fingerprint Sensing Support - 09.3_3

Prejbeanu, I.L.
- Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

Prenat, G.
- Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3
<table>
<thead>
<tr>
<th>Name</th>
<th>Title</th>
<th>Page Numbers</th>
</tr>
</thead>
<tbody>
<tr>
<td>Psarras, A.</td>
<td>ElastiStore: An Elastic Buffer Architecture for Network-on-Chip Routers</td>
<td>09.2_3</td>
</tr>
<tr>
<td>Psarras, A.</td>
<td>Hardware Primitives for the Synthesis of Multithreaded Elastic Systems</td>
<td>10.7_8</td>
</tr>
<tr>
<td>Pu, Yu</td>
<td>Logic Synthesis of Low-power ICs with Ultra-wide Voltage and Frequency Scaling</td>
<td>11.3_2</td>
</tr>
<tr>
<td>Qi, J.</td>
<td>Efficient Simulation and Modelling of Non-rectangular NoC Topologies</td>
<td>10.4_4</td>
</tr>
<tr>
<td>Qi, Qinru</td>
<td>Battery Aware Stochastic QoS Boosting in Mobile Computing Devices</td>
<td>07.3_5</td>
</tr>
<tr>
<td>Qi, Qinru</td>
<td>Contention Aware Frequency Scaling on CMPs with Guaranteed Quality of Service</td>
<td>10.3_3</td>
</tr>
<tr>
<td>Quer, S.</td>
<td>Tightening BDD-based Approximate Reachability with SAT-based Clause Generalization</td>
<td>05.5_4</td>
</tr>
<tr>
<td>Querlioz, Damien</td>
<td>Spintronics for Low-Power Computing</td>
<td>11.1_1</td>
</tr>
<tr>
<td>Quiñones, Eduardo</td>
<td>Bus Designs for Time-Probabilistic Multicore Processors</td>
<td>03.5_2</td>
</tr>
<tr>
<td>Radhakrishnan, Rachana</td>
<td>Minimally Buffered Single Cycle Deflection Router</td>
<td>11.2_5</td>
</tr>
<tr>
<td>Radovic, Carna</td>
<td>Semi-Symbolic Analysis of Mixed-Signal Systems Including Discontinuities</td>
<td>02.4_7</td>
</tr>
<tr>
<td>Raghavan, Praveen</td>
<td>Feasibility Exploration of NVM Based I-Cache through MSHR Enhancements</td>
<td>02.5_3</td>
</tr>
<tr>
<td>Raghavan, Praveen</td>
<td>Bias Temperature Instability Analysis of FinFET Based SRAM Cells</td>
<td>02.7_2</td>
</tr>
<tr>
<td>Raghavan, Praveen</td>
<td>Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing</td>
<td>08.2_3</td>
</tr>
<tr>
<td>Raghunathan, Anand</td>
<td>ASLAN: Synthesis of Approximate Sequential Circuits</td>
<td>12.6_1</td>
</tr>
<tr>
<td>Raha, Arnab</td>
<td>ASLAN: Synthesis of Approximate Sequential Circuits</td>
<td>12.6_1</td>
</tr>
<tr>
<td>Rahimi, Abbas</td>
<td>Temporal Memoization for Energy-Efficient Timing Error Recovery in GPGPUs</td>
<td>05.3_1</td>
</tr>
<tr>
<td>Rahman, Md. Tashhidur</td>
<td>ARO-PUF: An Aging-Resistant Ring Oscillator PUF Design</td>
<td>04.3_1</td>
</tr>
<tr>
<td>Rajgopal, Sririshi</td>
<td>Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic</td>
<td>08.8_3</td>
</tr>
<tr>
<td>Rallapalli, Arjun</td>
<td>ARO-PUF: An Aging-Resistant Ring Oscillator PUF Design</td>
<td>04.3_1</td>
</tr>
<tr>
<td>Last Name</td>
<td>First Name</td>
<td>Title/Abstract</td>
</tr>
<tr>
<td>-----------</td>
<td>------------</td>
<td>-------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Roy</td>
<td>Kaushik</td>
<td>Brain-Inspired Computing with Spin Torque Devices</td>
</tr>
<tr>
<td>Roy</td>
<td>Kaushik</td>
<td>ASLAN: Synthesis of Approximate Sequential Circuits</td>
</tr>
<tr>
<td>Roy</td>
<td>Sailai</td>
<td>Design and Fabrication of a 315 µH Bondwire Micro-Transformer for Ultra-Low Voltage Energy Harvesting</td>
</tr>
<tr>
<td>Roy</td>
<td>Sanghamitra</td>
<td>DARP: Dynamically Adaptable Resilient Pipeline Design in Microprocessors</td>
</tr>
<tr>
<td>Rozeau</td>
<td>Olivier</td>
<td>3D FPGA Using High density Interconnect Monolithic Integration</td>
</tr>
<tr>
<td>Rubio</td>
<td>Antonio</td>
<td>INFORMER: An Integrated Framework for Early-Stage Memory Robustness Analysis</td>
</tr>
<tr>
<td>Ruch</td>
<td>Patrick</td>
<td>Integrated Microfluidic Power Generation and Cooling for Bright Silicon MPSoCs</td>
</tr>
<tr>
<td>Rührmair</td>
<td>Ulrich</td>
<td>Special Session: How Secure are PUFs Really? On the Reach and Limits of Recent PUF Attacks</td>
</tr>
<tr>
<td>Rührmair</td>
<td>Ulrich</td>
<td>PUF Modeling Attacks: An Introduction and Overview</td>
</tr>
<tr>
<td>Rührmair</td>
<td>Ulrich</td>
<td>Protocol Attacks on Advanced PUF Protocols and Countermeasures</td>
</tr>
<tr>
<td>Russ</td>
<td>Thomas</td>
<td>Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures</td>
</tr>
<tr>
<td>Ryu</td>
<td>Soojung</td>
<td>Energy-Efficient Scheduling for Memory-Intensive GPGPU Workloads</td>
</tr>
<tr>
<td>Sabry</td>
<td>Mohamed M.</td>
<td>Integrated Microfluidic Power Generation and Cooling for Bright Silicon MPSoCs</td>
</tr>
<tr>
<td>Sabry</td>
<td>Mohamed M.</td>
<td>A Quality-Scalable and Energy-Efficient Approach for Spectral Analysis of Heart Rate Variability</td>
</tr>
<tr>
<td>Sabry</td>
<td>Mohamed M.</td>
<td>Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing</td>
</tr>
<tr>
<td>Sabry</td>
<td>Mohamed M.</td>
<td>Global Fan Speed Control Considering Non-Ideal Temperature Measurements in Enterprise Servers</td>
</tr>
<tr>
<td>Sadasue</td>
<td>Tamon</td>
<td>A Flexible ASIP Architecture for Connected Components Labeling in Embedded Vision Applications</td>
</tr>
<tr>
<td>Sadri</td>
<td>Mohammadcsadegh</td>
<td>Energy Optimization in 3D MPSoCs with Wide-I/O DRAM Using Temperature Variation Aware Bankwise Refresh</td>
</tr>
<tr>
<td>Sakamoto</td>
<td>Ryoichi</td>
<td>Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors</td>
</tr>
<tr>
<td>Salunkhe</td>
<td>Hirshikesh</td>
<td>Mode-Controlled Dataflow Based Modeling &amp; Analysis of a 4G-LTE Receiver</td>
</tr>
<tr>
<td>Sampaio</td>
<td>Felipe</td>
<td>eSVM: Energy-Efficient Distributed Scratchpad Video Memory Architecture for the Next-Generation High Efficiency Video Coding</td>
</tr>
<tr>
<td>Sampson</td>
<td>Jack</td>
<td></td>
</tr>
<tr>
<td>Page</td>
<td>Author</td>
<td>Title</td>
</tr>
<tr>
<td>------</td>
<td>--------</td>
<td>-----------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>06.2</td>
<td>Sander, Ingo</td>
<td>Modeling Steep Slope Devices: From Circuits to Architectures</td>
</tr>
<tr>
<td>11.5</td>
<td>Sander, Oliver</td>
<td>A Constraint-Based Design Space Exploration Framework for Real-Time Applications on MPSoCs</td>
</tr>
<tr>
<td>04.2</td>
<td>Sandionigi, Chiara</td>
<td>Hardware Virtualization Support for Shared Resources in Mixed-Criti-cality Multicore Systems</td>
</tr>
<tr>
<td>11.3</td>
<td>Sandmann, Timo</td>
<td>Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv Architectural Case</td>
</tr>
<tr>
<td>04.2</td>
<td>Sangal, Amit</td>
<td>Hardware Virtualization Support for Shared Resources in Mixed-Criticality Multicore Systems</td>
</tr>
<tr>
<td>05.6</td>
<td>Sangiovanni-Vincentelli, Alberto L.</td>
<td>Highly Accurate SPICE-Compatible Modeling for Single- and Double-Gate SNRFETs with Studies on Technology Scaling</td>
</tr>
<tr>
<td>03.6</td>
<td>Sangiovanni-Vincentelli, Alberto</td>
<td>Contract-Based Design of Control Protocols for Safety-Critical Cyber-Physical Systems</td>
</tr>
<tr>
<td>06.6</td>
<td>Sandionigi, Chiara</td>
<td>Library-Based Scalable Refinement Checking for Contract-Based Design</td>
</tr>
<tr>
<td>07.3</td>
<td>Saraf, Naman</td>
<td>A Quality-Scalable and Energy-Efficient Approach for Spectral Analysis of Heart Rate Variability</td>
</tr>
<tr>
<td>04.4</td>
<td>Sapatnekar, Sachin S.</td>
<td>Improving STT-MRAM Density through Multibit Error Correction</td>
</tr>
<tr>
<td>08.7</td>
<td>Saxena, Sharad</td>
<td>Efficient Performance Estimation with Very Small Sample Size via Physical Subspace Projection and Maximum A Posteriori Estimation</td>
</tr>
<tr>
<td>10.5</td>
<td>Schacht, Andreas</td>
<td>Timing Analysis of First-Come First-Served Scheduled Interval-Timed Directed Acyclic Graphs</td>
</tr>
<tr>
<td>07.5</td>
<td>Schilders, Wil H.A.</td>
<td>Implicit Index-aware Model Order Reduction for RLC/RC Networks</td>
</tr>
</tbody>
</table>
Schirner, Gunar
- Automatic Specification Granularity Tuning for Design Space Exploration - 08.5_2
Schirrmeister, Frank
- Future SoC Verification Methodology: UVM Evolution or Revolution? - 12.8
Schlichtmann, Ulf
- Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations - 08.7_5
Schlichtmann, Ulf
- Connecting Different Worlds - Technology Abstraction for Reliability-Aware Design and Test - 09.5
Schmalz, Julien
- Future SoC Verification Methodology: UVM Evolution or Revolution? - 12.8
Schmid, H.
- III-V Semiconductor Nanowires for Future Devices - 09.1_1
Schmidt, V.
- III-V Semiconductor Nanowires for Future Devices - 09.1_1
Schneider, Klaus
- Isochronous Networks by Construction - 06.6_2
Schneider, Josef
- Hardware-Based Fast Exploration of Cache Hierarchies in Application Specific MPSoCs - 10.4_2
Scholl, Stefan
- Hardware Implementation of a Reed-Solomon Soft Decoder Based on Information Set Decoding - 08.4_3
Scholl, Christoph
- Simple Interpolants for Linear Arithmetic - 05.5_3
Schubert, Tobias
- Using MaxBMC for Pareto-Optimal Circuit Initialization - 06.5_1
Schüffny, R.
- Integrated Circuits Processing Chemical Information: Prospects and Challenges - 12.1_1
Schulte, Michael
- Process Variation-Aware Workload Partitioning Algorithms for GPUs Supporting Spatial-Multitasking - 07.4_4
Schumacher, Christoph
- Time-Decoupled Parallel SystemC Simulation - 07.6_6
Schwarzer, Tobias
- Model-Based Actor Multiplexing with Application to Complex Communication Protocols - 08.5_4
Sedighi, Behnam
- Modeling Steep Slope Devices: From Circuits to Architectures - 06.2_2
Sedighi, Behnam
- Impact of Steep-Slope Transistors on Non-Von Neumann Architectures: CNN Case Study - 06.2_3
Seidl, Martina
- Partial Witnesses from Preprocessed Quantified Boolean Formulas - 06.5_2
Seifert, Jean-Pierre
- Physical Vulnerabilities of Physically Unclockable Functions - 12.2_5
Seitanidis, I.
- ElastiStore: An Elastic Buffer Architecture for Network-on-Chip Routers - 09.2_3
Seitanidis, I.
- Hardware Primitives for the Synthesis of Multithreaded Elastic Systems - 10.7_8
Sen, Shreyas
- Built-In Self-Test and Characterization of Polar Transmitter Parameters in the Loop-Back Mode - 12.7_2

Seo, Woong
- Energy-Efficient Scheduling for Memory-Intensive GPGPU Workloads - 02.5_1

Seyler, Jan R.
- A Self-Propagating Wakeup Mechanism for Point-to-Point Networks with Partial Network Support - 02.3_3

Seyyedi, Razi
- Comprehensive Analysis of Alpha and Neutron Particle-induced Soft Errors in an Embedded Processor at Nanoscales - 02.7_1

Shafik, Rishad A.
- A Low Power and Robust Carbon Nanotube 6T SRAM Design with Metallic Tolerance - 05.4_6

Shafique, Muhammad
- 6SVM: Energy-Efficient Distributed Scratchpad Video Memory Architecture for the Next-Generation High Efficiency Video Coding - 02.5_2

Shafique, Muhammad
- Compiler-Driven Dynamic Reliability Management for On-Chip Systems under Variabilities - 05.3_7

Shafique, Muhammad
- Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power-Efficient Workload Balancing - 08.6_1

Shafique, Muhammad
- hevcDTM: Application-Driven Dynamic Thermal Management for High Efficiency Video Coding - 08.6_6

Shahrou, Anas
- Unified, Ultra Compact, Quadratic Power Proxies for Multi-Core Processors - 11.6_6

Shan, ShuChang
- Partial-SET: Write Speedup of PCM Main Memory - 03.5_5

Shafique, Muhammad
- mDTM: Multi-Objective Dynamic Thermal Management for On-Chip Systems - 11.6_2

Shahrour, Anas
- Unified, Ultra Compact, Quadratic Power Proxies for Multi-Core Processors - 11.6_6

Shang, Delong
- Asynchronous Design for New On-Chip Wide Dynamic Range Power Electronics - 06.3_1

Shankar, Arunprasath
- Cross-correlation of Specification and RTL for Soft IP Analysis - 10.5_4

Sharad, Mrigank
- Brain-Inspired Computing with Spin Torque Devices - 08.8_2

Sharma, Namita
- Energy Optimization in Android Applications through WakeLock Placement - 04.6_5

Sharma, Namita
- Energy Efficient Data Flow Transformation for Givens Rotation Based QR Decomposition - 08.4_5

Shen, Hao
- Battery Aware Stochastic QoS Boosting in Mobile Computing Devices - 07.3_5

Shen, Hao
- Contention Aware Frequency Scaling on CMPs with Guaranteed Quality of Service - 10.3_3

Shi, Yiyu
- Yield and Timing Constrained Spare TSV Assignment for Three-Dimensional Integrated Circuits - 05.3_6

Shi, Yiyu
- Memcomputing: The Cape of Good Hope - 09.8_1

Shi, Yiyu
- MSim: A General Cycle Accurate Simulation Platform for Memcomputing Studies - 09.8_2

Shi, Weidong
- Programmable Decoder and Shadow Threads: Tolerate Remote Code Injection Exploits with Diversified Redundancy - 03.5_3
<table>
<thead>
<tr>
<th>Author</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Shi, Weidong</td>
<td>Multi Resolution Touch Panel with Built-in Fingerprint Sensing Support</td>
<td>09.3</td>
</tr>
<tr>
<td>Shin, Donghwa</td>
<td>Thermal Management of Batteries Using a Hybrid Supercapacitor Architecture</td>
<td>11.6</td>
</tr>
<tr>
<td>Shin, Donghwa</td>
<td>FEPMA: Fine-Grained Event-Driven Power Meter for Android Smartphones Based on Device Driver Event Monitoring</td>
<td>12.6</td>
</tr>
<tr>
<td>Shrotri, Ulka</td>
<td>EDT: A Specification Notation for Reactive Systems</td>
<td>08.5</td>
</tr>
<tr>
<td>Shu, Jinwu</td>
<td>p-OFTL: An Object-based Semantic-aware Parallel Flash Translation Layer</td>
<td>06.6</td>
</tr>
<tr>
<td>Siddique, Umair</td>
<td>Towards the Formal Analysis of Microresonators Based Photonic Systems</td>
<td>06.5</td>
</tr>
<tr>
<td>Sigl, Georg</td>
<td>Increasing the Efficiency of Syndrome Coding for PUFs with Helper Data Compression</td>
<td>04.3</td>
</tr>
<tr>
<td>Signorello, G.</td>
<td>III-V Semiconductor Nanowires for Future Devices</td>
<td>09.1</td>
</tr>
<tr>
<td>Silvano, Cristina</td>
<td>Voltage Island Management in Near Threshold Manycore Architectures to Mitigate Dark Silicon</td>
<td>08.2</td>
</tr>
<tr>
<td>Silvano, Cristina</td>
<td>DeSpErate: Speeding-up Design Space Exploration by Using Predictive Simulation Scheduling</td>
<td>08.5</td>
</tr>
<tr>
<td>Silveira, L. Miguel</td>
<td>Efficient Analysis of Variability Impact on Interconnect Lines and Resistor Networks</td>
<td>03.4</td>
</tr>
<tr>
<td>Simunic Rosing, Tajana</td>
<td>A Linux-Governor Based Dynamic Reliability Manager for Android Mobile Devices</td>
<td>05.3</td>
</tr>
<tr>
<td>Sinanoglu, Ozgur</td>
<td>Approximating the Age of RF/Analog Circuits through Re-characterization and Statistical Estimation</td>
<td>02.7</td>
</tr>
<tr>
<td>Singh, Bhanu</td>
<td>Cross-correlation of Specification and RTL for Soft IP Analysis</td>
<td>10.5</td>
</tr>
<tr>
<td>Själander, Magnus</td>
<td>Reducing Set-Associative L1 Data Cache Energy by Early Load Data Dependence Detection (ELD)</td>
<td>04.5</td>
</tr>
<tr>
<td>Slamani, Mustapha</td>
<td>Built-In Self-Test and Characterization of Polar Transmitter Parameters in the Loop-Back Mode</td>
<td>12.7</td>
</tr>
<tr>
<td>Smallibegovic, Fethulah</td>
<td>Hacking and Protecting IC Hardware</td>
<td>05.2</td>
</tr>
<tr>
<td>Smith, Aaron</td>
<td>EVX: Vector Execution on Low Power EDGE Cores</td>
<td>02.5</td>
</tr>
<tr>
<td>Sohn, M.-P.</td>
<td>Application of Mission Profiles to Enable Cross-Domain Constraint-Driven Design</td>
<td>03.8</td>
</tr>
<tr>
<td>Sohrmann, Christoph</td>
<td>Probabilistic Standard Cell Modeling Considering Non-Gaussian Parameters and Correlations</td>
<td>08.7</td>
</tr>
<tr>
<td>Sokhin, Vitali</td>
<td>Effective Post-Silicon Failure Localization Using Dynamic Program Slicing</td>
<td>11.4</td>
</tr>
<tr>
<td>Sokolov, Danil</td>
<td>Design of Safety Critical Systems by Refinement</td>
<td>04.6</td>
</tr>
<tr>
<td>Son, Sang H.</td>
<td>A Layered Approach for Testing Timing in the Model-Based Implementation</td>
<td>07.6</td>
</tr>
</tbody>
</table>
Song, Seokwoo

Energy-Efficient Scheduling for Memory-Intensive GPGPU Workloads - 02.5_1

Song, Yang

Zonotope-based Nonlinear Model Order Reduction for Fast Performance Bound Analysis of Analog Circuits with Multiple-interval-valued Parameter Variations - 02.4_2

Sonza Reorda, M.

GPGPUs: How to Combine High Computational Power with High Reliability - 11.8

Sonza Reorda, Matteo

An Effective Approach to Automatic Functional Processor Test Generation for Small-Delay Faults - 05.7_3

Sorin, Daniel J.

Nostradamus: Low-Cost Hardware-Only Error Detection for Processor Cores - 06.7_1

Sölter, Jan

PUF Modeling Attacks: An Introduction and Overview - 12.2_3

Soudbakhsh, Damoon

Fault-tolerant Control Synthesis and Verification of Distributed Embedded Systems - 03.6_3

Sousa, R.

Magnetic Memories: From DRAM Replacement to Ultra Low Power Logic Chips - 10.1_3

Spägele, Matthias

A Self-Propagating Wakeup Mechanism for Point-to-Point Networks with Partial Network Support - 02.3_3

Spasic, Jelena

Resource Optimization for CSDF-modeled Streaming Applications with Latency Constraints - 07.6_3

Sridhar, Arvind

Integrated Microfluidic Power Generation and Cooling for Bright Silicon MPSoCs - 06.1_2

Stamelakos, Ioannis

Voltage Island Management in Near Threshold Manycore Architectures to Mitigate Dark Silicon - 08.2_2

Stefanelli, Francesco

Moving from Co-Simulation to Simulation for Effective Smart Systems Design - 10.4_5

Stefanov, Todor

Resource Optimization for CSDF-modeled Streaming Applications with Latency Constraints - 07.6_3

Stefanov, Todor

System-level Scheduling of Real-time Streaming Applications Using a Semi-partitioned Approach - 12.5_4

Steinhorst, Sebastian

Optimal Dimensioning of Active Cell Balancing Architectures - 06.3_3

Steininger, Andreas

A Tree Arbiter Cell for High Speed Resource Sharing in Asynchronous Environments - 10.7_2

Stenström, Per

Effective Resource Management towards Efficient Computing - 06.1_3

Stoimenov, Nikolay

Mapping Mixed-Criticality Applications on Multi-Core Architectures - 05.1_3

Sreicheck, Thilo

A Self-Propagating Wakeup Mechanism for Point-to-Point Networks with Partial Network Support - 02.3_3

Stroobandt, Dirk

Improving Hamiltonian-based Routing Methods for On-chip Networks: A Turn Model Approach - 09.2_5

Stroobandt, Dirk

Automating Data Reuse in High-Level Synthesis - 10.7_5

Stuijk, S.
Timing Analysis of First-Come First-Served Scheduled Interval-Timed Directed Acyclic Graphs - 10.5_2

Stuijk, Sander

Memory-Constrained Static Rate-Optimal Scheduling of Synchronous Dataflow Graphs via Retiming - 11.5_3

Stuijk, Jan

Resolving the Memory Bottleneck for Single Supply Near-Threshold Computing - 08.2_3

Su, Yongtao

System-level Design Methodology Enabling Fast Development of Baseband MP-SoC for 4G Small Cell Base Station - 08.1_2

Suarez, Darío

Dynamic Construction of Circuits for Reactive Traffic in Homogeneous CMPS - 09.2_4

Subramanyan, Pramod

Formal Verification of Taint-propagation Security Properties in a Commercial SoC Design - 11.3_3

Sudowe, Patrick

A Flexible ASIP Architecture for Connected Components Labeling in Embedded Vision Applications - 12.3_2

Sullivan, Dean

Real-Time Trust Evaluation in Integrated Circuits - 04.7_1

Su, Haiyan

Lifetime Holes Aware Register Allocation for Clustered VLIW Processors - 04.6_7

Sun, Luo

A Low Power and Robust Carbon Nanotube 6T SRAM Design with Metallic Tolerance - 05.4_6

Susin, Altamiro

hevcDTM: Application-Driven Dynamic Thermal Management for High Efficiency Video Coding - 08.6_6

Swaminathan, Karthik

Modeling Steep Slope Devices: From Circuits to Architectures - 06.2_2

Syed, Rizwan

Thermal-Aware Frequency Scaling for Adaptive Workloads on Heterogeneous MPSoCs - 10.6_1

Sylvester, Dennis

Energy Efficient In-Memory AES Encryption Based on Nonvolatile Domain-wall Nanowire - 07.5_4

Tagliavini, Giuseppe

Tightly-Coupled Hardware Support to Dynamic Parallelism Acceleration in Embedded Shared Memory Clusters - 06.6_3

Tahoori, Mehdi B.

Towards the Formal Analysis of Microresonators Based Photonic Systems - 06.5_4

Tahoori, Mehdi B.

Comprehensive Analysis of Alpha and Neutron Particle-induced Soft Errors in an Embedded Processor at Nanoscales - 02.7_1

Tahoori, Mehdi B.

P/G TSV Planning for IR-drop Reduction in 3D-ICs - 03.4_4

Tahoori, Mehdi B.

Asynchronous Asymmetrical Write Termination (AAWT) for a Low Power STT-MRAM - 07.5_1

Tahoori, Mehdi B.

Aging-aware Standard Cell Library Design - 09.7_6

Tahoori, Mehdi B.

A Power-Efficient Reconfigurable Architecture Using PCM Configuration Technology - 11.7_2

Tajik, Shahin

Physical Vulnerabilities of Physically Unclonable Functions - 12.2_5

Take, Yasuhirō
<table>
<thead>
<tr>
<th>Author(s)</th>
<th>Title</th>
<th>Page(S)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Takimiya, Kazuo</td>
<td>Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips</td>
<td>10.2_3</td>
</tr>
<tr>
<td>Tang, Shan</td>
<td>Low-Voltage Organic Transistors for Flexible Electronics</td>
<td>11.1_3</td>
</tr>
<tr>
<td>Taooulii, Mottaqallah</td>
<td>System-level Design Methodology Enabling Fast Development of Baseband MP-SoC for 4G Small Cell Base Station</td>
<td>08.1_2</td>
</tr>
<tr>
<td>Tartagni, Marco</td>
<td>Interconnect Test for 3D Stacked Memory-on-Logic</td>
<td>05.7_2</td>
</tr>
<tr>
<td>Tang, Michael B.</td>
<td>A Landscape of the New Dark Silicon Design Regime</td>
<td>06.1_1</td>
</tr>
<tr>
<td>Tecchiolli, Giampietro</td>
<td>Unveiling Euru - Thermal and Power Characterization of the Most Energy-Efficient Supercomputer in the World</td>
<td>10.3_2</td>
</tr>
<tr>
<td>Taylor, Michael B.</td>
<td>On the Assumption of Mutual Independence of Jitter Realizations in P-rng Stochastic Models</td>
<td>03.3_2</td>
</tr>
<tr>
<td>Tehramipoor, Mark</td>
<td>Hacking and Protecting IC Hardware</td>
<td>05.2</td>
</tr>
<tr>
<td>Tehramipoor, Mohammad</td>
<td>ARO-PUF: An Aging-Resistant Ring Oscillator PUF Design</td>
<td>04.3_1</td>
</tr>
<tr>
<td>Teich, Jürgen</td>
<td>A Self-Propagating Wakeup Mechanism for Point-to-Point Networks with Partial Network Support</td>
<td>02.3_3</td>
</tr>
<tr>
<td>Teich, Jürgen</td>
<td>Multi-Variant-based Design Space Exploration for Automotive Embedded Systems</td>
<td>02.3_4</td>
</tr>
<tr>
<td>Teich, Jürgen</td>
<td>Code Generation for Embedded Heterogeneous Architectures on Android</td>
<td>04.6_3</td>
</tr>
<tr>
<td>Teich, Jürgen</td>
<td>Model-Based Actor Multiplexing with Application to Complex Communication Protocols</td>
<td>08.5_4</td>
</tr>
<tr>
<td>Teich, Jürgen</td>
<td>Multi-Objective Distributed Run-time Resource Management for Many-Cores</td>
<td>08.6_3</td>
</tr>
<tr>
<td>Teich, Jürgen</td>
<td>Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures</td>
<td>12.5_1</td>
</tr>
<tr>
<td>Tenace, Valerio</td>
<td>Pass-XNOR Logic: A New Logic Style for P-N Junction Based Graphene Circuits</td>
<td>09.7_7</td>
</tr>
<tr>
<td>Tenllado, Christian</td>
<td>Feasibility Exploration of NVM-Based I-Cache through MSHR Enhancements</td>
<td>02.5_3</td>
</tr>
<tr>
<td>ter Braak, Timon D.</td>
<td>Using Guided Local Search for Adaptive Resource Reservation in Large-scale Embedded Systems</td>
<td>06.6_5</td>
</tr>
<tr>
<td>Teglia, Yannick</td>
<td>On the Assumption of Mutual Independence of Jitter Realizations in P-rng Stochastic Models</td>
<td>03.3_2</td>
</tr>
<tr>
<td>Ternier, Alexandre</td>
<td>Scalability Bottlenecks Discovery in MPSoC Platforms Using Data Mining on Simulation Traces</td>
<td>07.6_1</td>
</tr>
<tr>
<td>Thanner, Manfred</td>
<td>Virtual Prototype Life Cycle in Automotive Applications</td>
<td>08.1_3</td>
</tr>
<tr>
<td>Theocharides, Theocharis</td>
<td>High-Quality Real-Time Hardware Stereo Matching Based on Guided Image Filtering</td>
<td>12.3_4</td>
</tr>
</tbody>
</table>
Theril, Sandhya

Multi Resolution Touch Panel with Built-in Fingerprint Sensing Support - 09.3_3

Thiele, Lothar

Mapping Mixed-Criticality Applications on Multi-Core Architectures - 05.1_3

Computing a Language-Based Guarantee for Timing Properties of Cyber-Physical Systems - 07.6_2

COOLIP: Simple yet Effective Job Allocation for Distributed Thermally-Throttled Processors - 10.3_5

Reliability-Aware Mapping Optimization of Multi-Core Systems with Mixed-Criticality - 11.5_5

Thomas, Olivier

Resistive Memories: Which Applications? - 10.1_4

Tischendorf, Caren

Implicit Index-aware Model Order Reduction for RLC/RC Networks 03.4_3

Tobich, Karim

Efficiency of a Glitch Detector against Electromagnetic Fault Injection - 08.3_1

Tong, Kenneth

Hybrid Wire-Surface Wave Architecture for One-to-Many Communication in Network-on-Chip - 10.2_4

Toppano, Alessandro

Real-time Optimization of the Battery Banks Lifetime in Hybrid Residential Electrical Systems - 06.3_2

Torellas, Josep

Extreme-Scale Computer Architecture: Energy Efficiency from the Ground up - 08.2_1

Tosoratto, Laura

Time-Decoupled Parallel SystemC Simulation - 07.6_6

Trachanis, Dimitrios

Moving from Co-Simulation to Simulation for Effective Smart Systems Design - 10.4_5

Trajkovic, Jelena

CHAMELEON: CHANNEL Efficient Optical Network-on-Chip - 11.1_2

Tria, Assia

Efficiency of a Glitch Detector against Electromagnetic Fault Injection - 08.3_1

Triakis, Stavros

Library-Based Scalable Refinement Checking for Contract-Based Design - 06.6_1

Tripathi, Nikhil

Energy Optimization in Android Applications through Wakelock Placement - 04.6_5

Trisl, M.

Application of Mission Profiles to Enable Cross-Domain Constraint-Driven Design - 03.8_4

Trivedi, Amit Ranjan

Ultra-low Power Electronics with SiGe Tunnel FET - 08.8_1

Trommer, Jens

Reconfigurable Silicon Nanowire Devices and Circuits: Opportunities and Challenges - 09.1_3

Tsai, Meng-Ling

Scenario-aware Data Placement and Memory Area Allocation for Multi-Processor System-on-Chips with Reconfigurable 3D-stacked SRAMs - 11.5_1

Tsai, Tu-Hsiung

Cost-Effective Decap Selection for Beyond Die Power Integrity - 03.4_6

Tsay, Ren-Song

An Activity-Sensitive Contention Delay Model for Highly Efficient Deterministic Full-System Simulations - 08.5_1
Tschiene, Alexander

Failure Analysis of a Network-on-Chip for Real-Time Mixed-Critical Systems - 10.2.5

Tsiouris, K.

Hardware Primitives for the Synthesis of Multithreaded Elastic Systems - 10.7.8

Tsoutso, Nektarios Georgios

HEROIC: Homomorphically Encrypted One Instruction Computer - 09.3.4

Tsudik, Gene

A Minimalist Approach to Remote Attestation - 09.3.2

Tsukamoto, Jun

Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4.1

Tsunoo, Yukiyasu

A Smaller and Faster Variant of RSM - 08.3.3

Tsofis, Christos

High-Quality Real-Time Hardware Stereo Matching Based on Guided Image Filtering - 12.3.4

Tumeo, Antonino

An Adaptive Memory Interface Controller for Improving Bandwidth Utilization of Hybrid and Reconfigurable Systems - 07.4.7

Turkyilmaz, Ogun

Resistive Memories: Which Applications? - 10.1.4

Turkyilmaz, Ogun

3D FPGA Using High-density Interconnect Monolithic Integration - 11.7.4

Ubolli, A.

Sensitivity-based Weighting for Passivity Enforcement of Linear Macromodels in Power Integrity Applications - 03.4.1

Ull, Dominik

Non-Intrusive Integration of Advanced Diagnosis Features in Automotive E/E-Architectures - 12.5.1

Unsal, Osman

EVX: Vector Execution on Low Power EDGE Cores - 02.5.4

Usami, Kimiyoshi

Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4.1

Vaidyanathan, Kalyan

Global Fan Speed Control Considering Non-Ideal Temperature Measurements in Enterprise Servers - 10.3.1

Valero, Mateo

EVX: Vector Execution on Low Power EDGE Cores - 02.5.4

van Amstel, Duco

Time-Critical Computing on a Single Chip Massively Parallel Processor - 05.1.2

van Battum, Gerard

Hacking and Protecting IC Hardware - 05.2

van Berkel, Kees

Mode-Controlled Dataflow Based Modeling & Analysis of a 4G-LTE Receiver - 08.4.6

van Dijk, Marten

Protocol Attacks on Advanced PUF Protocols and Countermeasures - 12.2.6

Vanhese, Jan

Moving from Co-Simulation to Simulation for Effective Smart Systems Design - 10.4.5

Vartziotis, Fotios
Vasudevan, V

\[\text{Multi-Site Test Optimization for Multi-Vdd SoCs Using Space- and Time-Division Multiplexing} \quad 05.7_4\]

Vaton, Sandrine

\[\text{Energy-Efficient FPGA Implementation for Binomial Option Pricing Using OpenCL} \quad 08.4_2\]

Veeravalli, B.

\[\text{Combined DVFS and Mapping Exploration for Lifetime and Soft-Error Susceptibility Improvement in MPSoCs} \quad 03.7_2\]

Veeravalli, Bharadwaj

\[\text{Temperature Aware Energy-Reliability Trade-offs for Mapping of Throughput-Constrained Applications on Multimedia MPSoCs} \quad 05.3_3\]

Velasco-Jiménez, M.

\[\text{Implementation Issues in the Hierarchical Composition of Performance Models of Analog Circuits} \quad 02.4_3\]

Velten, Michael

\[\text{The Metamodeling Approach to System Level Synthesis} \quad 11.3_1\]

Vendraminetto, D.

\[\text{Tightening BDD-based Approximate Reachability with SAT-based Clause Generalization} \quad 05.5_4\]

Venkataramani, Swagath

\[\text{ASLAN: Synthesis of Approximate Sequential Circuits} \quad 12.6_1\]

Venkatesh, R.

\[\text{EDT: A Specification Notation for Reactive Systems} \quad 08.5_3\]

Verbauwhede, Ingrid

\[\text{Key-recovery Attacks on Various RO PUF Constructions via Helper Data Manipulation} \quad 04.3_4\]

Vermeulen, Bart

\[\text{Startup Error Detection and Containment to Improve the Robustness of Hybrid FlexRay Networks} \quad 02.3_2\]

Vermeulen, Bart

\[\text{Transient Errors Resiliency Analysis Technique for Automotive Safety Critical Applications} \quad 02.3_6\]

Vertregt, Maarten

\[\text{Standard Cell Library Tuning for Variability Tolerant Designs} \quad 08.7_4\]

Vianello, Elisa

\[\text{Resistive Memories: Which Applications?} \quad 10.1_4\]

Viehl, Alexander

\[\text{Mission Profile Aware Robustness Assessment of Automotive Power Devices} \quad 03.8_3\]

Villatorroya, Maria

\[\text{Dynamic Construction of Circuits for Reactive Traffic in Homogeneous CMPs} \quad 09.2_4\]

Vifials, Victor

\[\text{Dynamic Construction of Circuits for Reactive Traffic in Homogeneous CMPs} \quad 09.2_4\]

Vinci dos Santos, Filipe

\[\text{A Flexible BIST Strategy for SDR Transmitters} \quad 12.7_3\]

Vinco, S.

\[\text{A Cross-Level Verification Methodology for Digital IPs Augmented with Embedded Timing Monitors} \quad 09.4_2\]

Vinco, Sara

\[\text{Moving from Co-Simulation to Simulation for Effective Smart Systems Design} \quad 10.4_5\]

Vivet, Pascal

\[\text{Early Design Stage Thermal Evaluation and Mitigation: The Locomotiv Architectural Case} \quad 11.3_4\]

Vivet, Pascal

\[\text{Thermal Analysis and Model Identification Techniques for a Logic + WIDEIO Stacked DRAM Test Chip} \quad 11.6_4\]
Vöcking, Berthold
- Optimized Buffer Allocation in Multicore Platforms - 11.5_2

Voeten, J.P.M.
- Timing Analysis of First-Come First-Served Scheduled Interval-Timed Directed Acyclic Graphs - 10.5_2

Voigt, A.
- Integrated Circuits Processing Chemical Information: Prospects and Challenges - 12.1_1

Völpi, M.
- Integrated Circuits Processing Chemical Information: Prospects and Challenges - 12.1_1

von Maurich, Ingo
- Lightweight Code-based Cryptography: QC-MDPC McEliece Encryption on Reconfigurable Devices - 03.3_1

Vydyanathan, Ashok S.
- A Deep Learning Methodology to Proliferate Golden Signoff Timing - 09.7_4

Wada, Motoki
- Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1

Wahl, Michael G.
- Startup Error Detection and Containment to Improve the Robustness of Hybrid FlexRay Networks - 02.3_2

Wahl, Thomas
- Make it Real: Effective Floating-Point Reasoning via Exact Arithmetic - 05.5_5

Wallentowitz, Stefan
- Distributed Cooperative Shared Last-Level Caching in Tiled Multiprocessor System on Chip - 04.5_7

Wan, Jinbo
- An Embedded Offset and Gain Instrument for OpAmp IPs - 02.4_9

Wang, Brandon
- Embedded Reconfigurable Logic for ASIC Design Obfuscation against Supply Chain Attacks - 09.3_1

Wang, Chun-Yao
- Rewiring for Threshold Logic Circuit Minimization - 05.6_4

Wang, Chun-Yao
- Width Minimization in the Single-Electron Transistor Array Synthesis - 05.6_5

Wang, Hong
- Joint Virtual Probe: Joint Exploration of Multiple Test Items' Spatial Patterns for Efficient Silicon Characterization and Test Prediction - 08.7_2

Wang, Jian
- Functional Test Generation Guided by Steady-State Probabilities of Abstract Design - 11.4_5

Wang, Jianbao
- Garbage Collection for Multi-version Index on Flash Memory - 03.6_4

Wang, Kanwen
- A Thermal Resilient Integration of Many-core Microprocessors and Main Memory by 2.5D TSI I/Os - 07.4_5

Wang, Ningning
- Design and Fabrication of a 315 µH Bondwire Micro-Transformer for Ultra-Low Voltage Energy Harvesting - 06.3_5

Wang, Shengcheng
- P/G TSV Planning for IR-drop Reduction in 3D-ICs - 03.4_4

Wang, Shuai
- Exploiting Narrow-Width Values for Improving Non-Volatile Cache Lifetime - 03.5_4

Wang, Tiancheng
- Functional Test Generation Guided by Steady-State Probabilities of Abstract Design - 11.4_5

Wang, Ting-Chi
Wang, Ting-Chi
- Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost - 12.4_3
- Mask-Cost-Aware ECO Routing - 03.4_8

Wang, Ting-Hsiung
- Mask-Cost-Aware ECO Routing - 03.4_8

Wang, Wei
- p-OFTL: An Object-based Semantic-aware Parallel Flash Translation Layer - 06.6_4

Wang, Weiihan
- Design and Evaluation of Fine-Grained Power-Gating for Embedded Microprocessors - 06.4_1

Wang, Xiaohang
- Adaptive Power Allocation for Many-core Systems Inspired from Multiagent Auction Model - 11.6_5

Wang, Xuan
- Characterizing Power Delivery Systems with On/Off-Chip Voltage Regulators for Many-Core Processors - 03.4_7

Wang, Yan
- Efficient High-Sigma Yield Analysis for High Dimensional Problems - 05.4_1

Wang, Yanzhi

Wang, Yanzhi
- Minimizing State-of-Health Degradation in Hybrid Electrical Energy Storage Systems with Arbitrary Source and Load Profiles - 05.4_4

Wang, Yanzhi
- Optimal Design and Management of a Smart Residential PV and Energy Storage System - 06.3_4

Wang, Yanzhi
- Concurrent Placement, Capacity Provisioning, and Request Flow Control for a Distributed Cloud Infrastructure - 10.3_4

Wang, Yanzhi
- VRCon: Dynamic Reconfiguration of Voltage Regulators in a Multicore Platform - 12.6_2

Wang, Yu
- ICE: Inline Calibration for Memristor Crossbar-based Computing Engine - 07.5_5

Wang, Yuhao
- Energy Efficient Neural Networks for Big Data Analytics - 12.1_4

Wang, Zhe
- Characterizing Power Delivery Systems with On/Off-Chip Voltage Regulators for Many-Core Processors - 03.4_7

Wang, Zhenjiang
- EATBit: Effective Automated Test for Binary Translation with High Code Coverage - 04.6_1

Warkentin, Juri
- A Self-Propagating Wakeup Mechanism for Point-to-Point Networks with Partial Network Support - 02.3_3

Weber, Walter M.
- Reconfigurable Silicon Nanowire Devices and Circuits: Opportunities and Challenges - 09.1_3
Yakovlev, Alex
- [717] Asynchronous Design for New On-Chip Wide Dynamic Range Power Electronics - 06.3_1

Yakovlev, Alex
- [61] Hybrid Wire-Surface Wave Architecture for One-to-Many Communication in Network-on-Chip - 10.2_4

Yamashita, Noritsuki
- [675] A Larger and Faster Variant of RSM - 08.3_3

Yamashita, Shigeru

Yan, Guihai
- [526] SuperRange: Wide Operational Range Power Delivery Design for Both STV and NTV Computing - 06.4_2

Yan, Xiaolang
- [647] Analysis and Evaluation of Per-Flow Delay Bound for Multiplexing Models - 09.4_4

Yang, Hoesuk
- [143] COOLIP: Simple yet Effective Job Allocation for Distributed Thermally-Throttled Processors - 10.3_5

Yang, Hoesuk
- [145] Reliability-Aware Mapping Optimization of Multi-Core Systems with Mixed-Criticality - 11.5_5

Yang, Huazhong
- [357] ICE: Inline Calibration for Memristor Crossbar-based Computing Engine - 07.5_5

Yang, Huazhong
- [358] Energy Efficient Neural Networks for Big Data Analytics - 12.1_4

Yang, Mei

Yang, Qiuxing
- [481] A Fault Detection Mechanism in a Data-flow Scheduled Multithreaded Processor - 03.7_4

Yang, Ruil
- [231] Toward Ultralow-Power Computing at Extreme with Silicon Carbide (SiC) Nanoelectromechanical Logic - 08.3_3

Yang, Selyang
- [301] Predictive Parallel Event-driven HDL Simulation with A New Powerful Prediction Strategy - 11.3_6

Yang, Yuanfeng
- [667] Complementary Resistive Switch Based Stateful Logic Operations Using Material Implication - 07.5_6

Yang, Zhenkun
- [389] Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes - 11.4_2

Yasin, Muhammad
- [459] Unified, Ultra Compact, Quadratic Power Proxies for Multi-Core Processors - 11.6_6

Ye, Zouchang
- [737] Efficient High-Sigma Yield Analysis for High Dimensional Problems - 05.4_1

Yeh, Hua-Hsin
- [360] Leakge-Power-Aware Clock Period Minimization - 09.7_3

Yi, Wang
- [505] General and Efficient Response Time Analysis for EDF Scheduling - 09.6_3
SAFE: Security-Aware FlexRay Scheduling Engine - 02.3_5

Minimizing Stack Memory for Hard Real-time Applications on Multicore Platforms - 02.6_3

Recovery-Based Resilient Latency-Insensitive Systems - 05.3_4

Resource Optimization for CSDF-modeled Streaming Applications with Latency Constraints - 07.6_3

Zeng, Haibo

Zeng, Xuan

Zhai, Jiali Teddy

Zhang, Chun

Zhang, Chunyuan

Zhang, Guowei

Zhang, Jian

Zhang, Jiaxing

Zhang, Moning

Zhang, Shuangyue

Zhang, Tiancheng

Zhang, Xuefu

Zhang, Youguang

Zhao, Baoxin

Zhao, Qin

Zhou, Hai

Zhu, Di