Technical Programme Committee 2018

Printer-friendly version PDF version

Topic: D8 Architectural and Microarchitectural Design

Architectural and microarchitectural design techniques, including: memory systems; architectural methods for improving power and energy efficiency; multi/many-core architectures; multi-threading techniques and support for parallelism; application-specific processors and accelerators; architectural support for reliability, safety, and timing predictability.

Chair: Eli Bozorgzadeh, Univ. of California, Irvine, US, Contact

Co-Chair: Francisco Cazorla, Barcelona Supercomputing Center and IIIA-CSIC, ES, Contact

Members:

  • Jung Ho Ahn, Seoul National University, KR, Contact
  • Mladen Berekovic, TU Braunschweig, DE, Contact
  • Ramon Canal, Universitat Polit├Ęcnica de Catalunya, ES, Contact
  • Jeronimo Castrillon, TU Dresden, DE, Contact
  • Reetuparna Das, University of Michigan, US, Contact
  • Giuseppe Desoli, STMicroelectronics, IT, Contact
  • Zhenman Fang, UCLA, US, Contact
  • Houman Homayoun, George Mason University, US, Contact
  • Lei Ju, Shandong University, CN, Contact
  • Georgios Keramidas, Think Silicon S.A./Technological Educational Institute of Western Greece, GR, Contact
  • Samira Khan, University of Virginia, US, Contact
  • Eren Kursun, IEEE, US, Contact
  • Andrea Marongiu, Swiss Federal Institute of Technology in Zurich (ETHZ), CH, Contact
  • Gokhan Memik, Northwestern University, US, Contact
  • Roxana Rusitoru, ARM Ltd., GB, Contact
  • Toshinori Sato, Fukuoka University, JP, Contact
  • Olivier Sentieys, INRIA, FR, Contact
  • Zili Shao, Hong Kong Polytechnic University, HK, Contact
  • Antonino Tumeo, Pacific Northwest National Laboratory, US, Contact
  • Sotirios Xydis, National Technical University of Athens, GR, Contact