Technical Programme Committee 2016

Printer-friendly version PDF version

Topic: E2 Compilers and Software Synthesis for Embedded Systems

Compiler support for multi-core/many-core architectures, GPUs, CGRAs, FPGAs, accelerators in heterogeneous computing platforms, memory hierarchy including caches, scratchpad, and non-volatile memories; Code analysis, optimization, and generation for different metrics (e.g., performance, power/energy, code/data size, reliability, security, WCET, etc.); Just-in-time compilation, interpreters, binary translation; Compiler support for enhanced debugging, profiling, and traceability; Software tools and techniques for design space exploration (compilers, simulators, synthesis tools); Compilation infrastructures for high-level synthesis and domain-specific or streaming languages for embedded systems; Software synthesis for IoT, wearables, cyber-physical systems, programmable microfluidics.

Chair: Tulika Mitra, National University of Singapore, SG, Contact

Co-Chair: Frank Hannig, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE, Contact

Members:

  • Sebastian Hack, University of Saarland, DE, Contact
  • Huynh Phung Huynh, A*STAR Institute of High Performance Computing, SG, Contact
  • Ronan Keryell, Xilinx, IE, Contact
  • Aviral Shrivastava, Arizona State University, US, Contact
  • Jingling Xue, University of New South Wales, AU, Contact