Technical Programme Committee 2014

Printer-friendly version PDF version

Topic: D4 Design for power, variability and aging

Design methods, techniques and case studies for power, variability or aging aware design, for analog and digital circuits, RT and IP components, memories, FPGAs, HW and SW systems. Main topics are dynamic power, leakage currents, process, temperature and voltage variations, degradation mechanisms, power management, run-time adaption techniques, redundancy and recomputation, 3D stacking, energy harvesting, battery

Chair: Domenik Helms, OFFIS, DE, Contact

Co-Chair: Marisa Lopez-Vallejo, UPM, ES, Contact

Members:

  • Antonio J. Acosta-Jimenez, University of Seville/IMSE, ES, Contact
  • Antonio Rubio, Universitat Politècnica de Catalunya (UPC), ES, Contact
  • Naehyuck Chang, Seoul National University, KR, Contact
  • Edith Beigne, CEA-LETI Minatec, FR, Contact
  • Alberto Garcia-Ortiz, Univ. Bremen, DE, Contact
  • Alberto Macii, Politecnico di Torino, IT, Contact
  • Tudor Murgan, Intel, DE, Contact
  • Alberto Nannarelli, DTU, DK, Contact
  • Vijaykrishnan Narayanan, Pennsylvania State University, US, Contact
  • , Contact
  • Grasser Tibor, TU Vienna, AT, Contact