Demonstrator: Sketch-based Design and Simulation-based Evaluation for ESL Virtual Prototyping

Rafael Rosales, Michael Glaß, and Jürgen Teich Hardware/Software Co-Design, Department of Computer Science University of Erlangen-Nuremberg, Germany {rafael.rosales, glass, teich}@cs.fau.de Bo Wang, Yang Xu and Ralph Hasholzner Intel Mobile Communications, Munich, Germany {bol.wang, yang.a.xu, ralph.hasholzner}@intel.com

Abstract

Virtual prototyping and Electronic System Level (ESL) modeling have become valuable approaches to cope with the ever-increasing complexity of embedded systems. Their effectiveness, however, is highly dependent on their quick development time and accuracy both conflicting goals.

In this demonstration, we present (a) an ESL methodology [1] [2] for the simulationbased evaluation of power and performance of embedded systems by the use of virtual prototypes. Our methodology permits us to develop ESL models for design space exploration of dynamic power and performance management strategies and hardware/software co-design choices. (b) We present a novel sketch-based tool termed Mahler [3], for the very early design phase of ESL modeling. Mahler provides a playground to quickly model functionality and evaluate its performance on different architecture implementations. In Mahler, ESL models are created by literally *sketching* with a pen or touch interface, e.g. a tablet stylus, or a touchless interface, such as a Leap Motion controller. The application and architecture models are transformed to an executable virtual prototype through sketch recognition. This approach provides a very intuitive and fast way to explore actororiented functional modeling and hardware/software partitioning. The output of Mahler is a simulation-ready SystemC-based source-code stub that can be refined for subsequent design iterations.

We will show a model of a Voice over LTE (VoLTE) use case, consisting of a heterogeneous cellular SoC platform, together with a wireless channel fading model and a base station network model. State-based [1] and polynomial-equation-based [4] power models are built and co-simulated for the SoC digital module and the RF transceiver module, respectively to abstract their different power consumption characterization accurately. The entire end-to-end modeling enables efficient SoC performance and power simulation with proper network configuration in seconds, which is highly desired in cellular system early design exploration phase and co-optimization with network vendors.

References

- Y. Xu, R. Rosales, B. Wang, M. Streubühr, R. Hasholzner, C. Haubelt, and J. Teich, "A very fast and quasi-accurate power-state-based system-level power modeling methodology," in Architecture of Computing Systems – ARCS 2012, ser. LNCS. Springer Berlin / Heidelberg, 2012, vol. 7179, pp. 37-49.
- [2] C. Haubelt, J. Falk, J. Keinert, T. Schlichter, M. Streubühr, A. Deyhle, A. Hadert, and J. Teich, "A SystemC-based design methodology for digital signal processing systems," *EURASIP J. Embedded Syst.*, vol. 2007, no. 1, pp. 15–15, Jan. 2007.
- [3] R. Rosales, M. Glass, and J. Teich, "Mahler: Sketch-based model-driven virtual prototyping," in Proceedings of the International Conference on Architecture of Computing Systems (ARCS). Springer Berlin Heidelberg, 2014, pp. 25–37.
- [4] S. Glock, R. Rosales, F. Reutelhuber, M. Glaß, J. Teich, G. Fischer, R. Weigel, and T. Ussmueller, "Scenario-based energy estimation of heterogeneous integrated systems at system level," in 43rd European Microwave Conference (EuMC), 2013, pp. 342-345.