Tuesday 25 March 2014 At-A-Glance

Printer-friendly version PDF version

Interactive Presentations: 16:00 - 16:30 IP1 (in room Conference Level, foyer)

Track /
Room
08:30 - 10:3010:30 - 12:3011:30 - 13:0012:30 - 15:0014:30 - 16:0015:00 - 17:3016:00 - 16:3017:00 - 18:3017:30 - 19:30
Track 1
Grosser Saal
1.1 Opening Session
Track 1
Saal 1
2.1 EXECUTIVE SESSION: How to Handle Today's Design Complexity3.1 EXECUTIVE SESSION: Advanced Technology Challenges & Opportunities4.1 EXECUTIVE SESSION: Addressing Challenges of Reliable Chips
Track
University Booth, Booth 3, Exhibition Area
UB01 Session 1UB02 Session 2UB03 Session 3UB04 Session 4
Track
Conference Level, foyer
IP1 Interactive Presentations
Track 2
Konferenz 6
2.2 Panel: Emerging vs. Established Technologies: a Two Sphinxes' Riddle at the Crossroads?3.2 Panel: The World Is Going... Analog & Mixed-Signal! What about EDA?4.2 Hot Topic: Multicore Systems in Safety Critical Electronic Control Units for Automotive and Avionics
Track 3
Konferenz 1
2.3 Making automotive systems safer and more energy efficient3.3 Secure Hardware Primitives and Implementations4.3 Secure Device Identification
Track 4
Konferenz 2
2.4 Modern Challenges in Analog and Mixed-Signal Design3.4 Modeling and Optimization of Power Distribution Networks4.4 "Almost there" emerging technologies
Track 5
Konferenz 3
2.5 Low-Power and Efficient Architectures3.5 Robust Architectures4.5 Memory System Architectures
Track 6
Konferenz 4
2.6 Real-Time memory hierarchies3.6 Cyber Physical Systems: Security and Co-design4.6 Code Generation and Optimization for Embedded Platforms
Track 7
Konferenz 5
2.7 Yield and Reliability for Robust Systems3.7 On line Strategies for Reliability4.7 Dependable System Design
Track 8
Exhibition Theatre
2.8 Hot Topic: Technology Transfer towards Horizon 20203.8 Hot Topic: Mission Profile Aware Design - The Solution for Successful Design of Tomorrows Automotive Electronics4.8 State-of-the-art in Verification: European Tertulia IC Design - Enabling AMS Structured Verification / Verification in FPGA & IP design flows