W2 Quo Vadis, Virtual Platforms? Challenges and Solutions for Today and Tomorrow

W2
Quo Vadis, Virtual Platforms? Challenges and Solutions for Today and Tomorrow

Session Type: workshop
Date: Fri, 2012-03-16
Time: TBD
Location / Room: TBD

http://qvvp12.offis.de [1]

Organisers

- Rainer Leupers – RWTH Aachen University, DE
- Christian Haubelt – University of Rostock, DE
- Achim Rettberg – Carl von Ossietzky University Oldenburg, DE
- Kim Gruettner <Kim.Gruettner@offis.de> – OFFIS – Institute for Information Technology, DE

Description

Nowadays, the deployment of Virtual Platform models is an industry-proven technique in a wide variety of design tasks from pre-silicon software development to performance analysis and exploration. With the increasing complexity, both in terms of the applications and the target platforms (e.g. increasing number of cores, more complex memory hierarchies), the Virtual Platform per se is not an answer to all of today's design challenges. But by adding further abstraction to the models, an increasing need for automated mapping, refinement, and model transformations is needed. Formal, static, and dynamic analysis methods are increasingly dependent on platform details, requiring traceability during all design phases. This workshop aims to bring together developers, researchers, and managers from industry and academia to develop a perspective for the future use of Virtual Platforms by exchanging knowledge about current and future requirements and their possible solutions. The workshop will also provide some space for the provision of state of the art and tangible results and session on tool demos.
Questions to be addressed during the workshop are:

- How to efficiently generate a Virtual Platform for new applications and HW platforms?
- How to close the implementation/refinement gap?
- Which properties of a real system can be captured?
- What are the requirements for future Virtual Platforms?
- How can Virtual Platforms support the development of future real-time applications for MPSoCs?

In this workshop, different points of view will be discussed by:

- users of Virtual Platforms from different domains
- tool vendors already offering Virtual Platform tools and modeling techniques, and
- academic research institutes from around the world showing recent progress in Virtual Platform synthesis and core technologies.

**Workshop Format and Structure**

The workshop presentations will be by invitation, an open call will be issued for poster session presentations. Poster submissions for each topic area will be reviewed by the workshop organizers and the speakers respectively.

**Topic Areas**

The workshop will have three main sessions:

1. **System Synthesis – From System-Level Models to (Virtual) Platforms**
2. **Virtual Platforms Techniques – State of the Art and Beyond**
3. **Implementing Virtual Platforms on Multi-Application Multi-Core Platforms**

After each workshop session will be a combined 30-60 min coffee and poster break.

**Program**

<table>
<thead>
<tr>
<th>Time</th>
<th>Title</th>
</tr>
</thead>
<tbody>
<tr>
<td>0845</td>
<td>Welcome and Introduction</td>
</tr>
<tr>
<td></td>
<td>Rainer Leupers – RWTH Aachen University, DE</td>
</tr>
<tr>
<td>0900</td>
<td><strong>SESSION 1: System Synthesis – From System-Level Models to (Virtual) Platforms</strong></td>
</tr>
<tr>
<td></td>
<td>On today’s Virtual Platforms, the communication is expressed at the</td>
</tr>
<tr>
<td></td>
<td>transaction-level, usually on top of memory-mapped</td>
</tr>
<tr>
<td></td>
<td>interconnect models. The mapping and refinement of system-level</td>
</tr>
<tr>
<td></td>
<td>application models to such platforms is still a challenging task.</td>
</tr>
<tr>
<td></td>
<td>Exploiting the properties of stricter models of computation (MoC)</td>
</tr>
<tr>
<td></td>
<td>during this mapping requires knowledge of certain platform artifacts,</td>
</tr>
<tr>
<td></td>
<td>which may or may not be fixed beforehand.</td>
</tr>
<tr>
<td>0900</td>
<td><strong>Recoding Embedded Applications into Flexible System-Level Models</strong></td>
</tr>
<tr>
<td></td>
<td>Rainer Dömer – University of California, Irvine, US</td>
</tr>
<tr>
<td>Time</td>
<td>Session Title</td>
</tr>
<tr>
<td>-------</td>
<td>--------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>0930</td>
<td><strong>Actor-Based Virtual Prototype Generation</strong></td>
</tr>
<tr>
<td>1000</td>
<td><strong>MPSoC Platforms for mobile devices: HW and SW development based on the Nucleus methodology</strong></td>
</tr>
<tr>
<td>1030</td>
<td><strong>Poster Session &amp; coffee break</strong></td>
</tr>
<tr>
<td></td>
<td><em>(list of posters see below)</em></td>
</tr>
<tr>
<td>1100</td>
<td><strong>SESSION 2: Virtual Platform Techniques – State of the Art and Beyond</strong></td>
</tr>
<tr>
<td></td>
<td>With SystemC TLM-2.0, an industrial standard for modeling interoperable Virtual Platforms has been defined. Still, for the platform integration as well as for the analysis of functional and non-functional properties (like power, temperature, etc) different, mainly unconnected approaches exist. In this session, the industrial state-of-the-art for rich Virtual Platform models as well as recent research results and standardization activities are presented.</td>
</tr>
<tr>
<td>1130</td>
<td><strong>Scalable Transaction Level Modeling Methodology for Function, Communication, Timing and Power</strong></td>
</tr>
<tr>
<td>1200</td>
<td><strong>LUNCH BREAK</strong></td>
</tr>
<tr>
<td>1300</td>
<td><strong>HW/SW Verification from an Open SystemC virtual prototype through simulation, emulation, and FPGA prototyping</strong></td>
</tr>
<tr>
<td>1330</td>
<td><strong>High-Level Synthesis, TLM Power State Machines, and advanced tracing for Virtual Platforms</strong></td>
</tr>
<tr>
<td></td>
<td><strong>SESSION 3: Implementing Virtual Platforms on Multi Application Multi-Core Platforms</strong></td>
</tr>
<tr>
<td></td>
<td>Mapping multiple concurrent applications to multi-core platforms under (hard) real-time constraints is a very challenging task. Multi-core WCET analysis strongly depends on platform details. To achieve composability and segregation of heterogeneous applications running on a single platform, even further</td>
</tr>
</tbody>
</table>
virtualization may be needed. Dedicated platforms providing hardware support for analyzability may be the answer.

1400 **Computation Architecture and Platform for Smart Grid Applications**  
Moritz Neukirchner – TU Braunschweig, DE

1430 **Poster Session & coffee break**  
(list of posters see below)

1500 **CoMPSoC: A Composable and Predictable Execution Platform**  
Kees Goossens – Eindhoven University of Technology (TU/e), NL

1530 **Cross-Domain Reference Architecture for Embedded Systems**  
Roman Obermaisser – University of Siegen, DE

1600 **Closing Remarks**  
Christian Haubelt – University of Rostock, DE

1615 CLOSE

**POSTERS:**

**Virtual Platform Generation Using TECS Software Component and SCE**  
Takuya Azumi - Ritsumeikan University, JP  
Yuko Hara-Azumi - Ritsumeikan University, JP  
Rainer Dömer - University of California, Irvine, US

**Architecture Exploration of Multicore Systems-on-Chip using a TLM-based Framework**  
Mona Safar - Ain Shams University, ET  
Magdy El-Moursy - Mentor Graphics Corporation, ET  
Mohamed Abdelsalam - Mentor Graphics Corporation, ET  
Ashraf Salem - Technology Innovation and Entrepreneurship Center (TIEC), ET

**Virtual Platform for Mixed-Time Criticality Applications: The CoMPSoC Architecture and SDF3 Design Flow**  
Benny Akesson - Eindhoven University of Technology, NL  
Sander Stuijk - Eindhoven University of Technology, NL  
Anca Molnos - Delft University of Technology, NL  
Martijn Koedam - Eindhoven University of Technology, NL  
Radu Stefan - Eindhoven University of Technology, NL  
Andrew Nelson - Delft University of Technology, NL  
Ashkan Beyranvand - Delft University of Technology, NL  
Kees Goossens - Eindhoven University of Technology, NL

**Source-Level Timing Simulation of Embedded Software Considering Compiler Optimizations**  
Stefan Stattelmann - FZI Forschungszentrum Informatik, DE  
Oliver Bringmann - FZI Forschungszentrum Informatik, DE
Efficient Analysis of SystemC Models
Simon Roth, BOSCH GmbH, DE
Wolfgang Rosenstiel - University of Tuebingen, DE

Virtual Platform for Embedded System Power Estimation
Santhosh Kumar Rethinagiri - INRIA Lille Nord Europe, Univ. of Valenciennes, FR
Rabie Benatitallah - UVHC/LAMIH, FR
Jean-Luc Dekeyser - Inria, FR

Domain Specific Virtual Platforms
Francisco Mendoza - FZI Forschungszentrum Informatik, DE
Juergen Becker - Karlsruhe Institute of Technology, DE

Dynamic Resource Management for Virtualized Mixed-Criticality Systems
Stefan Groesbrink - University of Paderborn, DE
Simon Oberthuer - University of Paderborn, DE
Daniel Baldin - University of Paderborn, DE

Quo Vadis, Virtual Platforms? A Posse ad Esse, hic Platforma Vitutis Est!

Scalable Multi-Core Virtualization for Embedded System-on-Chip Architectures
Alexander Biedermann - TU Darmstadt, DE
Sorin Huss - TU Darmstadt, DE

Poster Submission Instructions
Authors are invited to submit contributions as up to 2-page long abstracts. On-going works are welcome. All submissions must be written in English, and only PDF files are accepted. All 2-pages abstract must be prepared in accordance with the DATE manuscript style [2]. All submitted 2-page abstracts should clearly identify the relevant session (System Synthesis, Virtual Platforms Techniques, or Implementing Virtual Platforms on Multi-Application Multi-Core Platforms) and will undergo the same review process (at least 2 reviews per contribution).

Important dates
- Deadline for 2-page abstract submission (extended): **November 04, 2011**
- Notification of acceptance (extended): **December 02, 2011**
- Final 2-page abstract and one page poster submission: **February 03, 2012**

Proceedings
A workshop digest based upon the 2-page abstract and one-page poster will be distributed to all participants of the workshop. In addition to the workshop digest, the organizers plan to invite selected speaker and poster presenters to submit original work to a Springer Book on “Virtual Platforms for MPSoC Design: Principles & Practice”.

[1] Date link
[2] DATE manuscript style
[3] Link to Call for Posters
[4] Link to submission system
Note that the posters presented at the DATE workshops are NOT disseminated through the official DATE proceedings or through any other formal channels, such as, for example, the IEEExplore or the ACM Digital Library.

**Program Committee**

Rainer Dömer (USA)
Leonard Drucker (USA)
Rolf Ernst (DE)
Kees Goossens (NL)
Kim Grüttner (DE)
Philipp A. Hartmann (DE)
Christian Haubelt (DE)
Tim Kogel (DE)
Rainer Leupers (DE)
Adam Morawiec (FR)
Moritz Neukirchner (DE)
Roman Obermaisser (DE)
Achim Rettberg (DE)
Jürgen Teich (DE)
Yossi Veller (IL)

**Source URL:** [https://www.date-conference.com/date12/conference/workshop-w2](https://www.date-conference.com/date12/conference/workshop-w2)

**Links:**
[1] [http://qvvp12.offis.de](http://qvvp12.offis.de)
[4] [https://www.easychair.org/conferences/?conf=qvvp12](https://www.easychair.org/conferences/?conf=qvvp12)