W02 Emerging Memory Solutions - Technology, Manufacturing, Architectures, Design and Test

Printer-friendly versionPDF version
Location / Room: 

General Chair

Christian Weis, University of Kaiserslautern, DE (Contact Christian Weis)

Programme Chair

Bastien Giraud, CEA-Leti, Minatec, FR (Contact Bastien Giraud)

Panel Chair

Ian O'Connor, Ecole Centrale de Lyon, FR (Contact Ian O'Connor)

Publicity Chair

Matthias Jung, University of Kaiserslautern, DE (Contact Matthias Jung)

Proceedings Chair

Jean-Philippe Noel, CEA-Leti, FR (Contact Jean-Philippe Noel)

Steering Committee Member

Erik Jan Marinissen, IMEC, BE (Contact Erik Jan Marinissen)


Memory manufacturing, architectures, design and test were deeply investigated in-depth to address issues linked to technology scaling such as increasing static power, maximum operating frequency and the gap between logic and memory minimum voltages. Various emerging memories solutions have appeared in recent years with the aim to replace either partially or completely already existing memories in order to overcome both technology and design related limitations while giving answers to the aggressive requirements of many different applications. The goal of this Workshop is to bring together researchers, practitioners, designers and other people interested in this exciting and rapidly evolving field, in order to update each other on the latest state-of-the-art, exchange ideas, and discuss the future challenges and trends.

Subjects of interest

You are invited to participate and submit your contributions to DATE 2017 Friday Workshop on Emerging Memory Solutions. The areas of interest include (but are not limited to) the following topics:

  • Volatile memory design (SRAM, DRAM, CAM, etc.)
  • Non-Volatile memory design (ReRAM, Flash, PCM, MRAM, etc.)
  • Applications of emerging devices in memories (TFETs, CNTs, nanowires, etc.)
  • 3D memories (volatile and non-volatile)
  • In-Memory and Near-Memory Processing
  • Memory Application for emerging markets
  • Memory test, BIST and debug techniques
  • Applications, products and prototypes of new memories


The panel of the workshop will be about the topic "Can We Jump over the Memory Wall with In-Memory Computing?". We looking forward to a very lively discussion moderated by our panel chair Ian O'Connor.

Keynote Speakers

Prof. Bruce Jacob: Bruce Jacob is a Keystone Professor of Electrical and Computer Engineering and former Director of Computer Engineering at the University of Maryland in College Park.

Prof. Paul D. Franzon: Paul Franzon is currently the Cirrus Logic Distinguished Professor of Electrical and Computer Engineering at the North Carolina State University.

Prof. Borivoje Nikolic: Borivoje Nikolic is Professor of Electrical and Computer Engineering at the University of Calfornia in Berkeley.