M09 System Development and Verification | An Industry Approach to FPGA and SOC System Development and Verification

Printer-friendly versionPDF version
Date: 
2017-03-27
Time: 
1430-18:00
Location / Room: 
3B

Speakers

John Zhao, MathWorks, US (Contact John Zhao)
Stefano Olivieri, MathWorks Academia Group, US (Contact Stefano Olivieri)

Download handouts here (Handouts are available for attendees only! The password has been sent to you by email or you may ask for the password at the on-site registration desk.)

MATLAB and Simulink provide a rich environment for embedded-system development, with libraries of proven, specialized algorithms ready to use for specific applications. The environment enables a model-based design workflow for fast prototyping and implementation of the algorithms on heterogeneous embedded targets, such as MPSoC. A system-level design approach enables architectural exploration and partitioning, as well as coordination between SW and HW development workflows. Functional verification throughout the design process improves coverage and test-case generation while reducing the time and resources required.

In this set of tutorial sessions, you will learn

  • How to implement an application that leverages the FPGA and ARM core of a Zynq SOC
  • The flexibility and diversity of the approach through examples that include prototyping a motor control algorithm and a video-processing algorithm
  • A HW/SW co-design workflow that combines system level design and simulation with automatic code generation
  • Successful use of the HW/SW co-design workflow in commercial development
  • Functional verification using MATLAB and Simulink with FPGA in the loop

Agenda

TimeLabelSession
14:30M09.1Rapidly Implementing MATLAB and Simulink Algorithms on FPGA

Organiser:
John Zhao, MathWorks, US, Contact John Zhao


In this session, you will learn, through a combination of lecture and examples, how to quickly construct your algorithm in MATLAB and Simulink using the floating-point data type, generate synthesizable and optimized RTL code and implement it on a FPGA by clicking a few buttons. You will also learn how to further optimize your algorithm and achieve desired performance by quantizing your algorithm to fixed-point data type, and applying pipelining and resource sharing features.

16:30M09.2A Hardware/Software Co-Design Approach for MPSoC

Organiser:
John Zhao, MathWorks, US, Contact John Zhao


In this session, you will learn how to easily implement a complex algorithm or system that involves both FPGA and multi-core embedded processor using the Model Based Design approach. The design workflow leverages the C code and HDL code generation technology, as well as interface and project generation, targeting the MPSoC devices such as Xilinx Zynq family.

17:15M09.3Connecting Simulink Wth FPGA for Easy Functional Verification

Organiser:
Stefano Olivieri, MathWorks Academia Group, US, Contact Stefano Olivieri


In this session you will learn how you can increase the efficiency of your FPGA and ASIC verification process by connecting MATLAB and Simulink algorithms, components, environment model with FPGA development platform using FPGA-In-The-Loop capability.