8.2 Special Session: Innovative methods for verifying Systems-on-Chip: digital, mixed-signal, security and software

Printer-friendly version PDF version

Date: Wednesday, March 27, 2019
Time: 17:00 - 18:30
Location / Room: Room 2

Chair:
Georges Gielen, KU Leuven, BE

Co-Chair:
Subhasish Mitra, Stanford University, US

Modern-day integrated circuits can contain several billions of transistors, multiple cores and memories, several analog and mixed-signal blocks, etc. While designing such chips is a huge effort, their verification is a true nightmare. Traditional techniques require extremely long computation times and may fail to capture all bugs in the system. These problems are exacerbated by even more difficult challenges: hardware security (e.g. the recent Spectre/Meltdown attacks stemming from hardware designs), system safety (e.g. for automotive applications), and software complexity (firmware and software form a significant component of complex Systems-on-Chip). This special session focuses on novel approaches from industry and academia to overcome these seemingly insurmountable outstanding challenges Most importantly, this session will discuss not only design bugs but also the new challenges (stated above) that design verification must address - major directions for the DATE research community.

TimeLabelPresentation Title
Authors
17:008.2.1HARDWARE AND FIRMWARE VERIFICATION AND VALIDATION: AN ALGORITHM-TO-FIRMWARE DEVELOPMENT METHODOLOGY
Speaker:
Henry Cox, MediaTek, US
Authors:
Henry Cox and Harry Chen, MediaTek, US
Abstract
System-level verification of a modem product involves ensuring both the hardware and firmware work correctly and that the product meets signal performance requirements at low cost. In many ways, the firmware problem is harder - or at least more open-ended. We discuss a development methodology based on automatic generation and reusable components that has been used to implement several generations of software-defined radio (SDR) modem SOCs. Automation both ensures consistency between models and tools and enables fast turnaround when something changes.
17:308.2.2TBD
Author:
Wolfgang Kunz, University of Kaiserslautern, DE
Abstract
tbd
18:008.2.3TBD
Author:
Subhasish Mitra, Stanford University, US
Abstract
tbd
18:158.2.4TBD
Author:
Georges Gielen, KU Leuven, BE
Abstract
tbd
18:30End of session