Sessions: [Keynote Addresses] [2.2] [2.3] [2.4] [2.5] [2.6] [2.7] [2.8] [3.2] [3.3] [3.4] [3.5] [3.6] [3.7] [3.8] [IP1] [4.2] [4.3] [4.4] [4.5] [4.6] [4.7] [5.1] [5.2] [5.3] [5.4] [5.5] [5.6] [5.7] [IP2] [6.1] [6.1.2] [6.2] [6.3] [6.4] [6.5] [6.6] [6.7] [7.1] [7.2] [7.3] [7.4] [7.5] [7.6] [7.7] [7.8] [IP3] [8.1] [8.2] [8.3] [8.4] [8.5] [8.6] [8.7] [8.8] [9.2] [9.3] [9.4] [9.5] [9.6] [9.7] [IP4] [10.1] [10.2] [10.3] [10.4] [10.5] [10.6] [10.7] [10.8] [11.1] [11.2] [11.3] [11.4] [11.5] [11.6] [11.7] [11.8] [IP5] [12.1] [12.2] [12.3] [12.4] [12.5] [12.6] [12.7] [12.8]

- DATE12 Sponsors
- DATE Executive Committee
- DATE Sponsor Committee
- Technical Program Topic Chairs
- Technical Program Committee
- Reviewers
- Foreword
- Best Paper Awards
- Tutorials
- PH.D. Forum
- Call for Papers: DATE 2013

- The Mobile Society - Chances and Challenges for Micro- and Power Electronics [p. 1]
*K Meder, President, Automotive Electronics Division, Bosch, DE*- New Foundry Models - Accelerations in Transformations of the Semiconductor Industry [p. 2]
*M Chian, Senior Vice President Design Enablement, GlobalFoundries, DE*

* Moderators: D Grosse, Bremen U, DE; V Bertacco, U of Michigan, US *

- Automated Generation of Directed Tests for Transition Coverage in Cache Coherence Protocols [p. 3]
*X Qin and P Mishra*- On ESL Verification of Memory Consistency for System-on-Chip Multiprocessing [p. 9]
*E A Rambo, O P Henschel and L C V dos Santos*- Generating Instruction Streams Using Abstract CSP [p. 15]
*Y Katz, M Rimon and A Ziv*- A Cycle-Approximate, Mixed-ISA Simulator for the KAHRISMA Architecture [p. 21]
*T Stripf, R Koenig and J Becker*- A Clustering-Based Scheme for Concurrent Trace in Debugging NoC-Based Multicore Systems [p. 27]
*J Gao, J Wang, Y Han, L Zhang and X Li*

* Moderators: T Austin, EECS, U of Michigan, US; C Silvano, Politecnico di Milano, IT *

- CACTI-3DD: Architecture-level Modeling for 3D Die-stacked DRAM Main Memory [p. 33]
*K Chen, S Li, N Muralimanohar, J H Ahn, J B.Brockman and N P.Jouppi*- TagTM - Accelerating STMs with Hardware Tags for Fast Meta-Data Access [p. 39]
*S Stipic, S Tomic, F Zyulkyarov, A Cristal, O Unsal and M Valero*- Dynamically Reconfigurable Hybrid Cache: An Energy-Efficient Last-Level Cache Design [p. 45]
*Y-T Chen, J Cong, H Huang, B Liu, C Liu, M Potkonjak and G Reinman*- DRAM Selection and Configuration for Real-Time Mobile Systems [p. 51]
*M D Gomony, C Weis, B Akesson, N Wehn and K Goossens*

* Moderators: C Sebeke, Bosch, DE; G Merrett, Southampton U, UK *

- Using Timing Analysis for the Design of Future Switched Based Ethernet Automotive Networks [p. 57]
*J Rox, R Ernst and P Giusto*- Fair Energy Resource Allocation by Minority Game Algorithm for Smart Buildings [p. 63]
*C Zhang, W Wu, H Huang and H Yu*- On Demand Dependent Deactivation of Automotive ECUs [p. 69]
*C Schmutzler, M Simons and J Becker*- Smart Power Unit with Ultra Low Power Radio Trigger Capabilities for Wireless Sensor Networks [p. 75]
*M Magno, S Marinkovic, D Brunelli, E Popovici, B O'Flynn and L Benini*

* Moderators: J Teich, Erlangen-Nuremberg U, DE; W Fornaciari, Politecnico di Milano, IT *

- IR-Drop Analysis of Graphene-Based Power Distribution Networks [p. 81]
*S Miryala, A Calimera, E Macii and M Poncino*- Off-path Leakage Power Aware Routing for SRAM-based FPGAs [p. 87]
*K Huang, Y Hu, X Li, B Liu, H Liu and J Gong*- Stability and Yield-Oriented Ultra-Low-Power Embedded 6T SRAM Cell Design Optimization [p. 93]
*A Makosiej, O Thomas, A Vladimerescu and A Amara*- Post-Synthesis Leakage Power Minimization [p. 99]
*M Rahman and C Sechen*

* Moderators: F Slomka, Ulm U, DE; O Bringmann, FZI Karlsruhe, DE *

- Fast and Lightweight Support for Nested Parallelism on Cluster-Based Embedded Many-Cores [p. 105]
*A Marongiu, P Burgio and L Benini*- A Divide and Conquer Based Distributed Run-time Mapping Methodology for Many-Core Platforms [p. 111]
*I Anagnostopoulos, A Bartzas, G Kathareios and D Soudris*- Dual Greedy: Adaptive Garbage Collection for Page-Mapping Solid-State Disks [p. 117]
*W-H Lin and L-P Chang*

* Moderator: E J Marinissen, IMEC, BE *

- EDA Solutions to New-Defect Detection in Advanced Process Technologies [p. 123]
*E J Marinissen, G Vandling, S K Goel, F Hapke, J Rivers, N Mittermaier, S Bahl*

* Moderators: C M Sotomayor Torres, Barcelona U, ES; W Rosenstiel, edacentrum and Tuebingen U, DE *

- Beyond CMOS - Benchmarking for Future Technologies [p. 129]
*C M Sotomayor Torres, J Ahopelto, M W M Graef, R M Popp, W Rosenstiel*

* Moderators: P P Sanchez, Cantabria U, ES; F Fummi, Verona U, IT *

- Accurately Timed Transaction Level Models for Virtual Prototyping at High Abstraction Level [p. 135]
*K Lu, D Mueller-Gritschneder and U Schlichtmann*- Out-of-Order Parallel Simulation for ESL Design [p. 141]
*W Chen, X Han and R Doemer*- A Probabilistic Analysis Method for Functional Qualification under Mutation Analysis [p. 147]
*H-Y Lin, C-Y Wang, S-C Chang, Y-C Chen, H-M Chou, C-Y Huang, Y-C Yang and C-C Shen*- Approximating Checkers for Simulation Acceleration [p. 153]
*B Mammo, D Chatterjee, D Pidan, A Nahir, A Ziv, R Morad and V Bertacco*

* Moderators: A Jerraya, CEA, FR; R Zafalon, STMicroelectronics, IT *

- Guidelines for Model Based Systems Engineering [p. 159]
*D Steinbach*- SURF Algorithm in FPGA: A Novel Architecture for High Demanding Industrial Applications [p. 161]
*N Battezzati, S Colazzo, M Maffione and L Senepa*- NOCEVE: Network On Chip Emulation and Verification Environment [p. 163]
*O Hammami, X Li and J-M Brault*- Investigating the Effects of Inverted Temperature Dependence (ITD) on Clock Distribution Networks [p. 165]
*A Sassone, A Calimera, A Macii, E Macii, M Poncino, R Goldman, V Melikyan, E Babayan and S Rinaudo*- Challenges in Verifying an Integrated 3D Design [p. 167]
*T G Yip, C Y Hung and V Iyengar*

* Moderators: G Palermo, Politecnico di Milano, IT; M Poncino, Politecnico di Torino, IT *

- Multiple-Source and Multiple-Destination Charge Migration in Hybrid Electrical Energy Storage Systems [p. 169]
*Y Wang, Q Xie, M Pedram, Y Kim, N Chang and M Poncino*- Benefits of Green Energy and Proportionality in High Speed Wide Area Networks Connecting Data Centers [p. 175]
*B Aksanli, T S Rosing and I Monga*- Quantifying the Impact of Frequency Scaling on the Energy Efficiency of the Single-Chip Cloud Computer [p. 181]
*A Bartolini, M Sadri, J-N Furst, A K Coskun and L Benini*- Neighbor-Aware Dynamic Thermal Management for Multi-core Platform [p. 187]
*G Liu, M Fan and G Quan*

* Moderator:R Riemenschneider, European Commission, BE *

* Moderators: W Yi, Uppsala U, SE; S Ben Salem, Verimag Laboratory, FR *

- Playing Games with Scenario- and Resource-Aware SDF Graphs Through Policy Iteration [p. 194]
*Y Yang, M Geilen, T Basten, S Stuijk and H Corporaal*- Verifying Timing Synchronization Constraints in Distributed Embedded Architectures [p. 200]
*A C Rajeev, S Mohalik and S Ramesh*- Task Implementation of Synchronous Finite State Machines [p. 206]
*M Di Natale and H Zeng*- Enabling Dynamic Assertion-based Verification of Embedded Software through Model-driven Design [p. 212]
*G Di Guglielmo, L Di Guglielmo, F Fummi and G Pravadelli*

* Moderators: S Nassif, IBM, US; S Khursheed, Southampton U, UK *

- NBTI Mitigation by Optimized NOP Assignment and Insertion [p. 218]
*F Firouzi, S Kiamehr and M B Tahoori*- An Accurate Single Event Effect Digital Design Flow for Reliable System Level Design [p. 224]
*J Pontes, N Calazans and P Vivet*- Cross Entropy Minimization for Efficient Estimation of SRAM Failure Rate [p. 230]
*M A Shahid*

* Moderator: J Madsen, DTU, DK *

- Experimentally Driven Verification of Synthetic Biological Circuits [p. 236]
*B Yordanov, E Appleton, R Ganguly, E A Gol, S B Carr, S Bhatia, T Haddock, C Belta, D Densmore*- Genetic/Bio Design Automation for (Re-)Engineering Biological Systems [p. 242]
*S Hassoun*

- Fast Cycle Estimation Methodology for Instruction-Level Emulator [p. 248]
*D Thach, Y Tamiya, S Kuwamura and A Ike*- Verification Coverage of Embedded Multicore Applications [p. 252]
*E Deniz, A Sen and J Holt*- Hazard Driven Test Generation for SMT Processors [p. 256]
*P Singh, V Narayanan and D L Landis*- Extending the Lifetime of NAND Flash Memory by Salvaging Bad Blocks [p. 260]
*C Wang and W-F Wong*- A Case Study on the Application of Real Phase-Change RAM to Main Memory Subsystem [p. 264]
*S Kwon, D Kim, Y Kim, S Yoo and S Lee*- A High-Performance Dense Block Matching Solution for Automotive 6D-Vision [p. 268]
*H Sahlbach, S Whitty and R Ernst*- Optimization Intensive Energy Harvesting [p. 272]
*M Rofouei, M A Ghodrat, M Potkonjak and A Martinez Nova*- Designing FlexRay-based Automotive Architectures: A Holistic OEM Approach [p. 276]
*P Milbredt, M Glass, M Lukasiewycz, A Steininger and J Teich*- Virtualized On-Chip Distributed Computing for Heterogeneous Reconfigurable Multi-Core Systems [p. 280]
*S Werner, O Dey, D Goehringer, M Huebner and J Becker*- VaMV: Variability-aware Memory Virtualization [p. 284]
*L A D Bathen, N D Dutt, A Nicolau and P Gupta*- Hybrid Simulation for Extensible Processor Cores [p. 288]
*J Jovic, S Yakoushkin, L Murillo, J Eusse, R Leupers and G Ascheid*- Leveraging Reconfigurability to Raise Productivity in FPGA Functional Debug [p. 292]
*Z Poulos, Y-S Yang, J Anderson, A Veneris and B Le*- MOUSSE: Scaling MOdelling and Verification to Complex HeterogeneoUS Embedded Systems Evolution [p. 296]
*M Becker, G B G Defo, F Fummi, W Mueller, G Pravadelli and S Vinco*- Runtime Power Gating in Caches of GPUs for Leakage Energy Savings [p. 300]
*Y Wang, S Roy and N Ranganathan*- Automatic Generation of Functional Models for Embedded Processor Extensions [p. 304]
*F Sun*- An Integrated Test Generation Tool for Enhanced Coverage of Simulink/Stateflow Models [p. 308]
*P Peranandam, S Raviram, M Satpathy, A Yeolekar, A Gadkari and S Ramesh*- Model Driven Resource Usage Simulation for Critical Embedded Systems [p. 312]
*M Lafaye, L Pautet, E Borde, M Gatti and D Faura*- RAG: An Efficient Reliability Analysis of Logic Circuits on Graphics Processing Units [p. 316]
*M Li and M S Hsiao*

* Moderators: J Flich, UP Valencia, ES; M Palesi, Kore U, IT *

- CATRA -Congestion Aware Trapezoid-based Routing Algorithm for On-Chip Networks [p. 320]
*M Ebrahimi, M Daneshtalab, P Liljeberg, J Plosila and H Tenhunen*- An MILP-Based Aging-Aware Routing Algorithm for NoCs [p. 326]
*K Bhardwaj, K Chakraborty and S Roy*- AFRA: A Low Cost High Performance Reliable Routing for 3D Mesh NoCs [p. 332]
*S Akbari, A Shafiee, M Fathy and R Berangi*

* Moderators: F Clermidy, CEA-Leti, FR; T Simunic Rosing, UC San Diego, US *

- Middleware Services for Network Interoperability in Smart Energy Efficient Buildings [p. 338]
*E Patti, A Acquaviva, F Abate, A Osello, A Cucuccio, M Jahn, M Jentsch and E Macii*- Low-power Embedded System for Real-Time Correction of Fish-Eye Automotive Cameras [p. 340]
*M Turturici, S Saponara, L Fanucci and E Franchi*- Mechatronic System for Energy Efficiency in Bus Transport [p. 342]
*M Donno, A Ferrari, A Scarpelli, P Perlo and A Bocca*- Intelligent and Collaborative Embedded Computing in Automation Engineering [p. 344]
*M A Al Faruque and A Canedo*

* Moderators: A K Coskun, Boston U, US; J-J Chen, Karlsruhe Institute of Technology, DE *

- Variation-Aware Leakage Power Model Extraction for System-Level Hierarchical Power Analysis [p. 346]
*Y Xu, B Li, R Hasholzner, B Rohfleisch, C Haubelt and J Teich*- Runtime Power Estimator Calibration for High-Performance Microprocessors [p. 352]
*H Wang, S X-D Tan, X-X Liu and A Gupta*- Estimation Based Power and Supply Voltage Management for Future RF-Powered Multi-Core Smart Cards [p. 358]
*N Druml, C Steger, R Weiss, A Genser and J Haid*- Application-Specific Memory Partitioning for Joint Energy and Lifetime Optimization [p. 364]
*H Mahmood, M Poncino, M Loghi and E Macii*

* Moderators: A Legay, INRIA/Rennes, FR *

- State-of-the-art Tools and Techniques for Quantitative Modeling and Analysis of Embedded Systems [p. 370]
*M Bozga, A David, A Hartmanns, H Hermanns, K G Larsen, A Legay and J Tretmans*

* Moderators: R Rabbah, IBM Research, US; B Franke, Edinburgh U, UK *

- Hybrid Source-Level Simulation of Data Caches Using Abstract Cache Models [p. 376]
*S Stattelmann, G Gebhard, C Cullmann, O Bringmann and W Rosenstiel*- Accurate Source-Level Simulation of Embedded Software with Respect to Compiler Optimizations [p. 382]
*Z Wang and J Henkel*- Scheduling for Register File Energy Minimization in Explicit Datapath Architectures [p. 388]
*D She, Y He, B Mesman and H Corporaal*- Multi-Objective Aware Extraction of Task-Level Parallelism Using Genetic Algorithms [p. 394]
*D Cordes and P Marwedel*

* Moderators: G Mrugalski, Mentor Graphics, PL; S Hellebrand, Paderborn U, DE *

- RTL Analysis and Modifications for Improving At-speed Test [p. 400]
*K-H Chang, H-Z Chou and I L Markov*- Test Generation for Clock-Domain Crossing Faults in Integrated Circuits [p. 406]
*N Karimi, K Chakrabarty, P Gupta and S Patil*- A New SBST Algorithm for Testing the Register File of VLIW Processors [p. 412]
*D Sabena, M Sonza Reorda and L Sterpone*- On the Optimality of K Longest Path Generation Algorithm Under Memory Constraints [p. 418]
*J Jiang, M Sauer, A Czutro, B Becker and I Polian*

* Moderator: S Chakraborty, TU Munich, DE *

- Embedded Systems and Software Challenges in Electric Vehicles [p. 424]
*S Chakraborty, M Lukasiewycz, C Buckl, S Fahmy, N Chang, S Park, Y Kim, P Leteinturier and H Adlkofer*

* Moderator: B Al-Hashimi U of Southampton, UK *

- Accelerators and Emulators: Can They Become the Platform of Choice for Hardware Verification? [p. 430]

* Moderators: C Van Hoof, IMEC, BE; Y Chen, ETH Zuerich, CH *

- A Closed-loop System for Artifact Mitigation in Ambulatory Electrocardiogram Monitoring [p. 431]
*M Shoaib, G Marsh, H Garudadri and S Majumdar*- Enabling Advanced Inference on Sensor Nodes Through Direct Use of Compressively-sensed Signals [p. 437]
*M Shoaib, N K Jha and N Verma*- A Multi-Parameter Bio-Electric ASIC Sensor with Integrated 2-Wire Data Transmission Protocol for Wearable Healthcare System [p. 443]
*G Yang, J Chen, F Jonsson, H Tenhunen and L-R Zheng*

* Moderators: M Berekovic, TU Braunschweig, DE; T Austin, U of Michigan, US *

- Energy-Efficient Branch Prediction with Compiler-Guided History Stack [p. 449]
*M Tan, X Liu, Z Xie, D Tong and X Cheng*- Toward Virtualizing Branch Direction Prediction [p. 455]
*M Sadooghi-Alvandi, K Aasaraai and A Moshovos*- S/DC: A Storage and Energy Efficient Data Prefetcher [p. 461]
*X Dang, X Wang, D Tong, J Lu, J Yi and K Wang*- An Architecture-Level Approach for Mitigating the Impact of Process Variations on Extensible Processors [p. 467]
*M Kamal, A Afzali-Kusha, S Safari and M Pedram*

* Moderators: C Silvano, Polimi, IT; M Berekovic, TU Braunschweig, DE *

- PCASA: Probabilistic Control-Adjusted Selective Allocation for Shared Caches [p. 473]
*K Aisopos, J Moses, R Illikkal, R Iyer and D Newell*- Dynamic Directories: A Mechanism for Reducing On-Chip Interconnect Power in Multicores [p. 479]
*A Das, M Schuchardt, N Hardavellas, G Memik and A Choudhary*- Dynamic Cache Management in Multi-Core Architectures through Run-time Adaptation [p. 485]
*F Hameed, L Bauer and J Henkel*- Design of a Collective Communication Infrastructure for Barrier Synchronization in Cluster-Based Nanoscale MPSoCs [p. 491]
*J L Abellan, J Fernandez, M E Acacio, D Bertozzi, D Bortolotti, A Marongiu and L Benini*

* Moderators: G Lipari, Scuola Superiore Sant'Anna, IT; R Kirner, Hertfortshire U, UK *

- Preemption Delay Analysis for Floating Non-Preemptive Region Scheduling [p. 497]
*J M Marinho, V Nelis, S M Petters and I Puaut*- Harmonic Semi-Partitioned Scheduling for Fixed-Priority Real-Time Tasks on Multi-Core Platform [p. 503]
*M Fan and G Quan*- Static Scheduling of a Time-Triggered Network-on-Chip Based on SMT Solving [p. 509]
*J Huang, J O Blech, A Raabe, C Buckl and A Knoll*- Formal Analysis of Sporadic Overload in Real-Time Systems [p. 515]
*S Quinton, M Hanke and R Ernst*

* Moderators: R Aitken, ARM, US; B Tasic, NXP Semiconductors, NL *

- Error Patterns in MLC NAND Flash Memory: Measurement, Characterization, and Analysis [p. 521]
*Y Cai, E F Haratsch, O Mutlu and K Mai*- Modeling and Testing of Interference Faults in the Nano NAND Flash Memory [p. 527]
*J Zha, X Cui and C L Lee*- Impact of Resistive-Open Defects on the Heat Current of TAS-MRAM Architectures [p. 532]
*J Azevedo, A Virazel, A Bosio, L Dilillo, P Girard, A Todri, G Prenat, J Alvarez-Herault and K Mackay*

- Worst-Case Delay Analysis of Variable Bit-Rate Flows in Network-on-Chip with Aggregate Scheduling [p. 538]
*F Jafari, A Jantsch and Z Lu*- Dynamic-Priority Arbiter and Multiplexer Soft Macros for On-Chip Networks Switches [p. 542]
*G Dimitrakopoulos and E Kalligeros*- Low Power Aging-Aware Register File Design by Duty Cycle Balancing [p. 546]
*S Wang, T Jin, C Zheng and G Duan*- PowerAdviser: An RTL Power Platform for Interactive Sequential Optimizations [p. 550]
*N Vyagrheswarudu, S Das and A Ranjan*- Towards Parallel Execution of IEC 61131 Industrial Cyber-Physical Systems Applications [p. 554]
*A Canedo and M A Al-Faruque*- A Scan Pattern Debugger for Partial Scan Industrial Designs [p. 558]
*K Chandrasekar, S K Misra, S Sengupta and M S Hsiao*- FAST-GP: An RTL Functional Verification Framework Based on Fault Simulation on GP-GPUs [p. 562]
*N Bombieri, F Fummi and V Guarnieri*- Exploiting Binary Translation for Fast ASIP Design Space Exploration on FPGAs [p. 566]
*S Pomata, P Meloni, G Tuveri, L Raffo and M Lindwer*- Design of a Low-Energy Data Processing Architecture for WSN Nodes [p. 570]
*C Walravens and W Dehaene*- Application-Specific Power-Efficient Approach for Reducing Register File Vulnerability [p. 574]
*H Tabkhi and G Schirner*- On-line Scheduling of Target Sensitive Periodic Tasks with the Gravitational Task Model [p. 578]
*R Guerra and G Fohler*- Online Scheduling for Multi-Core Shared Reconfigurable Fabric [p. 582]
*L Chen, T Marconi and T Mitra*- SCFIT: A FPGA-based Fault Injection Technique for SEU Fault Model [p. 586]
*A Mohammadi, M Ebrahimi, A Ejlali and S G Miremadi*

* Moderator: O Bringmann, FZI Research Center for Information Technology, Karlsruhe, DE *

- Research and Innovation on Advanced Computing - an EU Perspective [p. 591]
*T Van der Pyl, Director Components and Systems, European Commission*

* Moderator: R Tetzlaff, TU Dresden, DE *

- Memristor Technology in Future Electronic System Design [p. 592]
*R Tetzlaff, A Bruening, L O Chua, R S Williams*

* Moderators: A Macii, Politecnico di Torino, IT; A Garcia-Ortiz, Bremen U, DE *

- TempoMP: Integrated Prediction and Management of Temperature in Heterogeneous MPSoCs [p. 593]
*S Sharifi, R Ayoub and T Simunic Rosing*- Thermal Balancing of Liquid-Cooled 3D-MPSoCs Using Channel Modulation [p. 599]
*M M Sabry, A Sridhar and D Atienza*- Statistical Thermal Modeling and Optimization Considering Leakage Power Variations [p. 605]
*D-C Juan, Y-L Chuang, D Marculescu, Y-W Chang*- Analysis and Runtime Management of 3D Systems with Stacked DRAM for Boosting Energy Efficiency [p. 611]
*J Meng and A K Coskun*

* Moderators: M Wedler, Kaiserslautern U, DE; G Cabodi, Politecnico di Torino, IT *

- A Guiding Coverage Metric for Formal Verification [p. 617]
*F Haedicke, D Grosse and R Drechsler*- Verification of Partial Designs Using Incremental QBF Solving [p. 623]
*P Marin, C Miller, M Lewis and B Becker*- Non-Solution Implications Using Reverse Domination in a Modern SAT-based Debugging Environment [p. 629]
*B Le, H Mangassarian, B Keng and A Veneris*

* Moderators: T Stefanov, Leiden U, NL; D Sciuto, Politecnico di Milano, IT *

- Optimizing Performance Analysis for Synchronous Dataflow Graphs with Shared Resources [p. 635]
*D Thiele and R Ernst*- Compositional System-Level Design Exploration with Planning of High-Level Synthesis [p. 641]
*H-Y Liu, M Petracca and L P Carloni*- Correct-by-Construction Multi-Component SoC Design [p. 647]
*R Sinha, P S Roop, Z Salcic and S Basu*

* Moderators: P Puschner, TU Wien, AT; S M Petters, CISTER-ISEP, PT *

- Model Checking of Scenario-Aware Dataflow with CADP [p. 653]
*B Theelen, J-P Katoen and H Wu*- An Instruction Scratchpad Memory Allocation for the Precision Timed Architecture [p. 659]
*A Prakash and H D Patel*- Bounding WCET of Applications Using SDRAM with Priority Based Budget Scheduling in MPSoCs [p. 665]
*H Shah, A Raabe and A Knoll*- Time Analysable Synchronisation Techniques for Parallelised Hard Real-Time Applications [p. 671]
*M Gerdes, F Kluge, T Ungerer, C Rochange and P Sainrat*

* Moderator: L Anghel, TIMA, FR *

- Design for Test and Reliability in Ultimate CMOS [p. 677]
*M Nicolaidis, L Anghel, N-E Zergainoh, Y Zorian, T Karnik, K Bowman, J Tschanz, S-L Lu, C Tokunaga, A Raychowdhury, M Khellah, J Kulkarni, V De and D Avresky*

* Moderator: K Knoedler, Robert Bosch GmbH, Heilbronn, DE *

- Optimal Energy Management and Recovery for FEV [p. 683]
*K Knoedler, J Steinmann, S Laversanne, S Jones, A Huss, E Kural, D Sanchez, O Bringmann, J Zimmermann*

* Moderators: S A Huss, TU Darmstadt, DE *

- Virtual Platforms: Breaking New Grounds [p. 685]
*R Leupers, G Martin, R Plyaskin, A Herkersdorf, F Schirrmeister, T Kogel, M Vaupel*

* Moderators: T Theocharides, Cyprus U, CY; F Kienle, TU Kaiserslautern, DE *

- An FPGA-based Accelerator for Cortical Object Classification [p. 691]
*M S Park, S Kestur, J Sabarad, V Narayanan and M J Irwin*- Power-Efficient Error-Resiliency for H.264/AVC Context-Adaptive Variable Length Coding [p. 697]
*M Shafique, B Zatt, S Rehman, F Kriebel and J Henkel*- Towards Accurate Hardware Stereo Correspondence: A Real-Time FPGA Implementation of a Segmentation-Based Adaptive Support Weight Algorithm [p. 703]
*C Ttofis and T Theocharides*- An FPGA-based Parallel Processor for Black-Scholes Option Pricing Using Finite Differences Schemes [p. 709]
*G Chatziparaskevas, A Brokalakis and I Papaefstathiou*

* Moderators: S Garg, Toronto U, CA; C Nicopoulos, Cyprus U, CY *

- A SAT-based Fitness Function for Evolutionary Optimization of Polymorphic Circuits [p. 715]
*L Sekanina and Z Vasicek*- Mach-Zehnder Interferometer Based Design of All Optical Reversible Binary Adder [p. 721]
*S Kotiyal, H Thapliyal and N Ranganathan*- Weighted Area Technique for Electromechanically Enabled Logic Computation with Cantilever-Based NEMS Switches [p. 727]
*S Patil, M-W Jang, C-L Chen, D Lee, Z Ye, W E Partlo III, D J Lilja, S A Campbell and T Cui*

* Moderators: C Dehollain, EPF Lausanne, CH; D Morche, CEA-Leti, FR *

- Response-surface-based Design Space Exploration and Optimization of Wireless Sensor Nodes with Tunable Energy Harvesters [p. 733]
*L Wang, T J Kazmierski, B M Al-Hashimi, M Aloufi and J Wenninger*- Holistic Modeling of Embedded Systems with Multi-Discipline Feedback: Application to a Precollision Mitigation Braking System [p. 739]
*A Leveque, F Pecheux, M-M Louerat, H Aboushady, F Cenni, S Scotti, A Massouri and L Clavier*- Hierarchical Analog Circuit Reliability Analysis Using Multivariate Nonlinear Regression and Active Learning Sample Selection [p. 745]
*E Maricau, D De Jonghe and G Gielen*- A Fast Analog Circuit Yield Estimation Method for Medium and High Dimensional Problems [p. 751]
*B Liu, J Messaoudi and G Gielen*- Fast Isomorphism Testing for a Graph-based Analog Circuit Synthesis Framework [p. 757]
*M Meissner, O Mitea, L Luy and L Hedrich*

* Moderators: C Haubelt, Rostock U, DE; L S Indrusiak, York U, UK *

- Design of Streaming Applications on MPSoCs Using Abstract Clocks [p. 763]
*A Gamatie*- SPDF: A Schedulable Parametric Data-Flow MoC [p. 769]
*P Fradet, A Girault and P Poplavko*- Modeling Static-Order Schedules in Synchronous Dataflow Graphs [p. 775]
*M Damavandpeyma, S Stuijk, T Basten, M Geilen and H Corporaal*- Design Space Pruning through Hybrid Analysis in System-level Design Space Exploration [p. 781]
*R Piscitelli and A D Pimentel*

* Moderators: J Tyszer, TU Poznan, PL; H-J Wunderlich, Stuttgart U, DE *

- Test Pin Count Reduction for NoC-based Test Delivery in Multicore SOCs [p. 787]
*M Richter and K Chakrabarty*- On Effective TSV Repair for 3D-Stacked ICs [p. 793]
*L Jiang, Q Xu and B Eklow*- DfT Schemes for Resistive Open Defects in RRAMs [p. 799]
*N Z Haron and S Hamdioui*

* Moderator: W Mueller, U Paderborn, DE *

- Timing Modeling with AUTOSAR - Current State and Future Directions [p. 805]
*M-A Peraldi-Frati, H Blom, D Karlsson and S Kuntz*- Challenges and New Trends in Probabilistic Timing Analysis [p. 810]
*S Quinton, R Ernst, D Bertrand and P Meumeu Yomsi*

- QBF-Based Boolean Function Bi-Decomposition [p. 816]
*H Chen, M Janota and J Marques-Silva*- Automatic Transition Between Structural System Views in a Safety Relevant Embedded Systems Development Process [p. 820]
*C Ellen, C Etzien and M Oertel*- Towards New Applications of Multi-Function Logic: Image Multi-Filtering [p. 824]
*L Sekanina and V Salajka*- Memory-Map Selection for Firm Real-Time SDRAM Controllers [p. 828]
*S Goossens, T Kouters, B Akesson and K Goossens*- Real-time Implementation and Performance Optimization of 3D Sound Localization on GPUs [p. 832]
*Y Liang, Z Cui, S Zhao, K Rupnow, Y Zhang, D L Jones and D Chen*- Impact of TSV Area on the Dynamic Range and Frame Rate Performance of 3D-Integrated Image Sensors [p. 836]
*A Xhakoni, D San Segundo Bello and G Gielen*- Minimizing the Latency of Quantum Circuits during Mapping to the Ion-Trap Circuit Fabric [p. 840]
*M J Dousti and M Pedram*- Voltage Propagation Method for 3-D Power Grid Analysis [p. 844]
*C Zhang, V F Pavlidis and G De Micheli*- Yield Optimization for Radio Frequency Receiver at System Level [p. 848]
*S A Nazin, D Morche and A Reinhardt*- Parallel Statistical Analysis of Analog Circuits by GPU-accelerated Graph-based Approach [p. 852]
*X-X Liu, S X-D Tan and H Wang*- Automated Critical Device Identification for Configurable Analogue Transistors [p. 858]
*R Rudolf, P Taatizadeh, R Wilcock and P Wilson*- Analysis of Multi-Domain Scenarios for Optimized Dynamic Power Management Strategies [p. 862]
*J Zimmermann, O Bringmann and W Rosenstiel*- PUF-based Secure Test Wrapper Design for Cryptographic SoC Testing [p. 866]
*A Das, U Kocabas, A-R Sadeghi and I Verbauwhede*

* Moderator: J Lau, Infineon, DE *

- Complexity, Quality and Robustness - The Challenges of Tomorrow's Automotive Electronics [p. 870]
*U Abelein, H Lochner, D Hahn and S Straube*- Measuring and Improving the Robustness of Automotive Smart Power Microelectronics [p. 872]
*T Nirmaier, V Meyer zu Bexten, M Tristl, M Harrant, M Kunze, M Rafaila, J Lau, G Pelz*

* Moderator: P Rolandi STMicroelectronics Italy*

- Panel: What Is EDA Doing for Trailing Edge Technologies? [p. 874]
*Panelists: A Bruening, A Domic, R Kress, J Sawicki and C Sebeke*

* Moderators: J Ayala, Madrid Complutense U, ES; M D Santambrogio, Politecnico di Milano, IT *

- Reli: Hardware/Software Checkpoint and Recovery Scheme for Embedded Processors [p. 875]
*T Li, R Ragel and S Parameswaran*- A Cross-Layer Approach for New Reliability-Performance Trade-Offs in MLC NAND Flash Memories [p. 881]
*C Zambelli, M Indaco, M Fabiano, S Di Carlo, P Prinetto, P Olivo and D Bertozzi*- A Resilient Architecture for Low Latency Communication in Shared-L1 Processor Clusters [p. 887]
*M R Kakoee, I Loi and L Benini*- Performance-Reliability Tradeoff Analysis for Multithreaded Applications [p. 893]
*I Oz, H R Topcuoglu, M Kandemir and O Tosun*

* Moderators: D Grosse, Bremen U, DE; F Rahim, Atrenta, FR *

- Efficient Groebner Basis Reductions for Formal Verification of Galois Field Multipliers [p. 899]
*J Lv, P Kalla and F Enescu*- Scalable Progress Verification in Credit-Based Flow-Control Systems [p. 905]
*S Ray and R K Brayton*- Formal Methods for Ranking Counterexamples through Assumption Mining [p. 911]
*S Mitra, A Banerjee and P Dasgupta*

* Moderators: S Sapatnekar, Minnesota U, US; J Cortadella, UP Catalunya, ES *

- Transistor-Level Gate Model Based Statistical Timing Analysis Considering Correlations [p. 917]
*Q Tang, A Zjajo, M Berkelaar and N van der Meijs*- Current Source Modeling for Power and Timing Analysis at Different Supply Voltages [p. 923]
*C Knoth, H Jedda and U Schlichtmann*- Clock Skew Scheduling for Timing Speculation [p. 929]
*R Ye, F Yuan, H Zhou and Q Xu*

* Moderators: J Teich, Erlangen-Nuremberg U, DE; J-J Chen, Karlsruhe Institute of Technology, DE *

- Robust and Flexible Mapping for Real-time Distributed Applications during the Early Design Phases [p. 935]
*J Gan, P Pop, F Gruian and J Madsen*- A Methodology for Automated Design of Hard-Real-Time Embedded Streaming Systems [p. 941]
*M A Bamakhrama, J T Zhai, H Nikolov and T Stefanov*- Co-Design Techniques for Distributed Real-Time Embedded Systems with Communication Security Constraints [p. 947]
*K Jiang, P Eles and Z Peng*

* Moderators: X Vera, Intel Labs Barcelona, ES; J Abella, Barcelona Supercomputing Center, ES *

- Logic Encryption: A Fault Analysis Perspective [p. 953]
*J Rajendran, Y Pino, O Sinanoglu and R Karri*- Low-Cost Implementations of On-the-Fly Tests for Random Number Generators [p. 959]
*F Veljkovic, V Rozic and I Verbauwhede*- Post-Deployment Trust Evaluation in Wireless Cryptographic ICs [p. 965]
*Y Jin, D Maliuk and Y Makris*

* Moderators: L Fanucci, U Pisa, IT; H Gall, austriamicrosystems, AT *

- Batteries and Battery Management Systems for Electric Vehicles [p. 971]
*M Brandl, H Gall, M Wenger, V Lorentz, M Giegerich, F Baronti, G Fantechi, L Fanucci, R Roncella, R Saletti, S Saponara, A Thaler, M Cifrain and W Prochazka*

* Moderators: R Hermida, UCM Madrid, ES; T Simunic Rosing, UCSD, US *

- Power Management of Multi-Core Chips: Challenges and Pitfalls [p. 977]
*P Bose, A Buyuktosunoglu, J A Darringer, M S Gupta, M B Healy, H Jacobson, I Nair, J A Rivers, J Shin, A Vega, A J Weger*- P2012: Building an Ecosystem for a Scalable, Modular and High-Efficiency Embedded Computing Accelerator [p. 983]
*L Benini, E Flamand, D Fuin and D Melpignano*- Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems [p. 988]
*A Y Dogan, J Constantin, M Ruggiero, A Burg and D Atienza*- Reducing the Energy Cost of Computing through Efficient Co-Scheduling of Parallel Workloads [p. 994]
*C Hankendi and A K Coskun*

* Moderators: L Fesquet, TIMA Laboratory, FR; L Torres, LIRMM, FR *

- SAFER PATH: Security Architecture Using Fragmented Execution and Replication for Protection against Trojaned Hardware [p. 1000]
*M Beaumont, B Hopkins and T Newby*- ASIC Implementations of Five SHA-3 Finalists [p. 1006]
*X Guo, M Srivastav, S Huang, D Ganta, M B Henry, L Nazhandali and P Schaumont*- Side Channel Analysis of the SHA-3 Finalists [p. 1012]
*M Zohner, M Kasper, M Stoettinger and S A Huss*

* Moderators: G Coutinho, ICL, UK; P Coussy, Bretagne-Sud U, FR *

- Combining Module Selection and Replication for Throughput-Driven Streaming Programs [p. 1018]
*J Cong, M Huang, B Liu, P Zhang and Y Zou*- Exploiting Area/Delay Tradeoffs in High-Level Synthesis [p. 1024]
*A Kondratyev, L Lavagno, M Meyer and Y Watanabe*- Predicting Best Design Trade-offs: A Case Study in Processor Customization [p. 1030]
*M Zuluaga, E Bonilla and N Topham*

* Moderators: M Lopez-Vallejo, UP Madrid, ES; W Nebel, Oldenburg U and OFFIS, DE *

- Automatic Design of Low-Power Encoders Using Reversible Circuit Synthesis [p. 1036]
*R Wille, R Drechsler, C Osewold and A Garcia-Ortiz*- Ultra Low Power Litho Friendly Local Assist Circuitry for Variability Resilient 8T SRAM [p. 1042]
*V Sharma, S Cosemans, M Ashouei, J Huisken, F Catthoor and W Dehaene*- Sliding-Mode Control to Compensate PVT Variations in Dual Core Systems [p. 1048]
*H R Pourshaghaghi, H Fatemi and J Pineda de Gyvez*- MAPG: Memory Access Power Gating [p. 1054]
*K Jeong, A B Kahng, S Kang, T S Rosing and R Strong*- State of Health Aware Charge Management in Hybrid Electrical Energy Storage Systems [p. 1060]
*Q Xie, X Lin, Y Wang, M Pedram, D Shin and N Chang*

* Moderators: E Villar, Cantabria U, ES; J Haase, TU Wien, AT *

- Automated Construction of a Cycle-Approximate Transaction Level Model of a Memory Controller [p. 1066]
*V Todorov, D Mueller-Gritschneder, H Reinig and U Schlichtmann*- Refinement of UML/MARTE Models for the Design of Networked Embedded Systems [p. 1072]
*E Ebeid, F Fummi, D Quaglia and F Stefanni*- Debugging of Inconsistent UML/OCL Models [p. 1078]
*R Wille, M Soeken and R Drechsler*

* Moderators: S Sattler, Erlangen-Nuremberg U, DE; H Stratigopoulos, IMAG / CNRS, FR *

- An Analytical Technique for Characterization of Transceiver IQ Imbalances in the Loop-Back Mode [p. 1084]
*A Nassery and S Ozev*- Testing RF Circuits with True Non-Intrusive Built-In Sensors [p. 1090]
*L Abdallah, H-G Stratigopoulos, S Mir and J Altet*- Monitoring Active Filters under Automotive Aging Scenarios with Embedded Instrument [p. 1096]
*J Wan and H G Kerkhoff*

- Analysis of Instruction-level Vulnerability to Dynamic Voltage and Temperature Variations [p. 1102]
*A Rahimi, L Benini and R K Gupta*- CrashTest'ing SWAT: Accurate, Gate-Level Evaluation of Symptom-Based Resiliency Solutions [p. 1106]
*A Pellegrini, R Smolinski, L Chen, X Fu, S K S Hari, J Jiang, S V Adve, T Austin and V Bertacco*- A Hybrid HW-SW Approach for Intermittent Error Mitigation in Streaming-Based Embedded Systems [p. 1110]
*M M Sabry, D Atienza and F Catthoor*- Probabilistic Response Time Bound for CAN Messages with Arbitrary Deadlines [p. 1114]
*P Axer, M Sebastian and R Ernst*- Exploring Pausible Clocking Based GALS Design for 40-nm System Integration [p. 1118]
*X Fan, M Kristic, E Grass, B Sanders and C Heer*- Static Analysis of Asynchronous Clock Domain Crossings [p. 1122]
*S Chaturvedi*- A Scalable GPU-based Approach to Accelerate the Multiple-Choice Knapsack Problem [p. 1126]
*B Suri, U D Bordoloi and P Eles*- Enhancing Non-Linear Kernels by an Optimized Memory Hierarchy in a High Level Synthesis Flow [p. 1130]
*S Mancini and F Rousseau*- Workload-Aware Voltage Regulator Optimization for Power Efficient Multi-Core Processors [p. 1134]
*A A Sinkar, H Wang and N S Kim*- An Energy Efficient DRAM Subsystem for 3D Integrated SoCs [p. 1138]
*C Weis, I Loi, L Benini and N Wehn*- Eliminating Invariants in UML/OCL Models [p. 1142]
*M Soeken, R Wille and R Drechsler*- On-Chip Source Synchronous Interface Timing Test Scheme with Calibration [p. 1146]
*H Kim and J A Abraham*

* Moderators: M Brillouët, CEA-Leti, FR *

- ITRS 2011 Analog EDA Challenges and Approaches - Invited Paper [p. 1150]
*H Graeb*- UWB: Innovative Architectures Enable Disruptive Low Power Wireless Applications - Invited Paper [p. 1160]
*D Morche, M Pelissier, G Masson and P Vincent*

* Moderator: G Fettweis, TU Dresden, DE *

- Pathways to Servers of the Future - Highly Adaptive Energy Efficient Computing (HAEC) [p. 1161]
*G Fettweis, W Nagel and W Lehner*

* Moderators: F Regazzoni, ALaRI, CH; P Schaumont, Virginia Tech, US *

- Amplitude Demodulation-based EM Analysis of Different RSA Implementations [p. 1167]
*G Perin, L Torres, P Benoit and P Maurine*- RSM: A Small and Fast Countermeasure for AES, Secure against First- and Second-order Zero-Offset SCAs [p. 1173]
*M Nassar, Y Souissi, S Guilley and J-L Danger*- Revealing Side-Channel Issues of Complex Circuits by Enhanced Leakage Models [p. 1179]
*A Heuser, W Schindler and M Stoettinger*

* Moderators: K Bertels, TU Delft, NL; P Brisk, UC Riverside, US *

- 3DHLS: Incorporating High-Level Synthesis in Physical Planning of Three-Dimensional (3D) ICs [p. 1185]
*Y Chen, G Sun, Q Zou and Y Xie*- Multi-Token Resource Sharing for Pipelined Asynchronous Systems [p. 1191]
*J Hansen and M Singh*- Design of Low-Complexity Digital Finite Impulse Response Filters on FPGAs [p. 1197]
*L Aksoy, E Costa, P Flores and J Monteiro*

* Moderators: T Kazmierski, Southampton U, UK; N van der Meijs, TU Delft, NL *

- An Efficient Framework for Passive Compact Dynamical Modeling of Multiport Linear Systems [p. 1203]
*Z Mahmood, R Suaya and L Daniel*- Analysis and Design of Sub-Harmonically Injection Locked Oscillators [p. 1209]
*A Neogy and J Roychowdhury*- Design of an Intrinsically-Linear Double- VCO-based ADC with 2nd-order Noise Shaping [p. 1215]
*P Gao, X Xing, J Craninckx and G Gielen*- Large Signal Simulation of Integrated Inductors on Semi-Conducting Substrates [p. 1221]
*W Schoenmaker, M Matthes, B De Smedt, S Baumanns, C Tischendorf and R Janssen*

* Moderators: P Eles, Linkoping U, SE; R Ernst, TU Braunschweig, DE *

- Time-triggered Implementations of Mixed-Criticality Automotive Software [p. 1227]
*D Goswami, M Lukasiewycz, R Schneider and S Chakraborty*- Timing Analysis of Cyber-Physical Applications for Hybrid Communication Protocols [p. 1233]
*A Masrur, D Goswami, S Chakraborty, J-J Chen, A Annaswamy and A Banerjee*- A Cyberphysical Synthesis Approach for Error Recovery in Digital Microfluidic Biochips [p. 1239]
*Y Luo, K Chakrabarty and T-Y Ho*- Predictive Control of Networked Control Systems over Differentiated Services Lossy Networks [p. 1245]
*R Muradore, D Quaglia and P Fiorini*

* Moderators: D Gizopoulos, Athens U, GR; M Nicolaidis, TIMA Laboratory, FR *

- Input Vector Monitoring on Line Concurrent BIST Based on Multilevel Decoding Logic [p. 1251]
*I Voyiatzis*- High Performance Reliable Variable Latency Carry Select Addition [p. 1257]
*K Du, P Varman and K Mohanram*- Salvaging Chips with Caches beyond Repair [p. 1263]
*H Hsuing, B Cha and S K Gupta*- Mitigating Lifetime Underestimation: A System-Level Approach Considering Temperature Variations and Correlations between Failure Mechanisms [p. 1269]
*K-C Wu, M-C Lee, D Marculescu and S-C Wang*

* Moderator: R Camposano, Nimbic Inc., US *

* Moderator: M Brillouët, CEA-Leti, FR *

- Challenges and Emerging Solutions in Testing TSV-Based 2 1/2D-and 3D-Stacked ICs - Invited Paper [p. 1277]
*E J Marinissen*

* Moderators: D Bertozzi, Ferrara U, IT; C Seiculescu, EPF Lausanne, CH *

- A TDM NoC Supporting QoS, Multicast, and Fast Connection Set-Up [p. 1283]
*R Stefan, A Molnos, A Ambrose and K Goossens*- Parallel Probing: Dynamic and Constant Time Setup Procedure in Circuit Switching NoC [p. 1289]
*S Liu, A Jantsch and Z Lu*- A Flit-level Speedup Scheme for Network-on-Chips Using Self-Reconfigurable Bi-directional Channels [p. 1295]
*Z Qian, Y F Teh and C-Y Tsui*

* Moderators: G Sun, Peking U, CN; Y Liu, Tsinghua U, CN *

- Spintronic Memristor Based Temperature Sensor Design with CMOS Current Reference [p. 1301]
*X Bi, C Zhang, H Li, Y Chen and R E Pino*- 3D-FlashMap: A Physical-Location-Aware Block Mapping Strategy for 3D NAND Flash Memory [p. 1307]
*Y Wang, L A D Bathen, Z Shao and N D Dutt*- Asymmetry of MTJ Switching and Its Implication to STT-RAM Designs [p. 1313]
*Y Zhang, X Wang, Y Li, A K Jones and Y Chen*

* Moderators: L Torres, LIRMM, FR; V Fischer, Hubert Curien Laboratory, FR *

- Comparative Analysis of SRAM Memories Used as PUF Primitives [p. 1319]
*G-J Schrijen and V van der Leest*- Comparison of Self-Timed Ring and Inverter Ring Oscillators as Entropy Sources in FPGAs [p. 1325]
*A Cherkaoui, V Fischer, A Aubert and L Fesquet*- A Sensor-Assisted Self-Authentication Framework for Hardware Trojan Detection [p. 1331]
*M Li, A Davoodi and M Tehranipoor*

* Moderators: M Zwolinski, Southampton U, UK; J Raik, TU Tallin, EE *

- Towards Improving Simulation of Analog Circuits Using Model Order Reduction [p. 1337]
*H Aridhi, M H Zaki and S Tahar*- Efficiency Evaluation of Parametric Failure Mitigation Techniques for Reliable SRAM Operation [p. 1343]
*E I Vatajelu and J Figueras*- A GPU-Accelerated Envelope-Following Method for Switching Power Converter Simulation [p. 1349]
*X-X Liu, S X-D Tan, H Wang and H Yu*- Simulation of the Steady State of Oscillators in the Time Domain [p. 1355]
*H G Brachtendorf, K Bittner and R Laur*

* Moderators: M Platzner, Paderborn U, DE; D Goehringer, Fraunhofer Institute, DE *

- Nano-Electro-Mechanical Relays for FPGA Routing: Experimental Demonstration and a Design Technique [p. 1361]
*C Chen, W S Lee, R Parsa, S Chong, J Provine, J Watt, R T Howe, H-S P Wong and S Mitra*- State-based Full Predication for Low Power Coarse-Grained Reconfigurable Architecture [p. 1367]
*K Han, S Park and K Choi*- UPaRC -- Ultra-Fast Power-aware Reconfiguration Controller [p. 1373]
*R Bonamy, H-M Pham, S Pillement and D Chillet*- Using Multi-objective Design Space Exploration to Enable Run-time Resource Management for Reconfigurable Architectures [p. 1379]
*G Mariani, V-M Sima, G Palermo, V Zaccaria, C Silvano and K Bertels*

* Moderators: R Otten, TU Eindhoven, NL; P Groeneveld, Magma Design Automation, US *

- VLSI Legalization with Minimum Perturbation by Iterative Augmentation [p. 1385]
*U Brenner*- Agglomerative-Based Flip-Flop Merging with Signal Wirelength Optimization [p. 1391]
*S S-Y Liu, C-J Lee and H-M Chen*- Fixed Origin Corner Square Inspection Layout Regularity Metric [p. 1397]
*M Pons, M Morgan and C Piguet*

* Moderator: C Kessler, Linkoping U, SE *

- Programmability and Performance Portability Aspects of Heterogeneous Multi-/Manycore Systems [p. 1403]
*C Kessler, U Dastgeer, S Thibault, R Namyst, A Richards, U Dolinsky, S Benkner, J L Traff and S Pllana*

- Efficient Variation-Aware EM-Semiconductor Coupled Solver for the TSV Structures in 3D IC [p. 1409]
*Y Xu, W Yu, Q Chen, L Jiang and N Wong*- Verifying Jitter in an Analog and Mixed Signal Design Using Dynamic Time Warping [p. 1413]
*R Narayanan, A Daghar, M H Zaki and S Tahar*- MEDS: Mockup Electronic Data Sheets for Automated Testing of Cyber-Physical Systems Using Digital Mockups [p. 1417]
*B Miller, F Vahid and T Givargis*- Component-Based and Aspect-Oriented Methodology and Tool for Real-Time Embedded Control Systems Design [p. 1421]
*R Hamouche and R Kocik*- Cyber-Physical Cloud Computing: The Binding and Migration Problem [p. 1425]
*C Kirsch, E Pereira, R Sengupta, H Chen, R Hansen, J Huang, F Landolt, M Lippautz, A Rottmann, R Swick, R Trummer, and D Vizzini*- An Adaptive Approach for Online Fault Management in Many-Core Architectures [p. 1429]
*C Bolchini, A Miele and D Sciuto*- An Hybrid Architecture to Detect Transient Faults in Microprocessors: An Experimental Validation [p. 1433]
*S Campagna and M Violante*- Evaluation of a New RFID System Performance Monitoring Approach [p. 1439]
*G Fritz, V Beroulle, O-E-K Aktouf and D Hely*- A Framework for Simulating Hybrid MTJ/CMOS Circuits: Atoms to System Approach [p. 1443]
*G Panagopoulos, C Augustine and K Roy*- A Block-Level Flash Memory Management Scheme for Reducing Write Activities in PCM-based Embedded Systems [p. 1447]
*D Liu, T Wang, Y Wang, Z Qin and Z Shao*- Architecting a Common-Source-Line Array for Bipolar Non-Volatile Memory Devices [p. 1451]
*B Zhao, J Yang, Y Zhang, Y Chen and H Li*- Layout-Aware Optimization of STT MRAMs [p. 1455]
*S K Gupta, S P Park, N N Mojumder and K Roy*- Characterization of the Bistable Ring PUF [p. 1459]
*Q Chen, G Csaba, P Lugli, U Schlichtmann and U Ruehrmair*- An Operational Matrix-Based Algorithm for Simulating Linear and Fractional Differential Circuits [p. 1463]
*Y Wang, H Liu, G K H Pang and N Wong*- A Flexible and Fast Software Implementation of the FFT on the BPE Platform [p. 1467]
*T Cupaiuolo and D Lo Iacono*- Hierarchical Propagation of Geometric Constraints for Full-Custom Physical Design of ICs [p. 1471]
*M Mittag, A Krinke, G Jerke and W Rosenstiel*- Double-Patterning Friendly Grid-Based Detailed Routing with Online Conflict Resolution [p. 1475]
*I S Abed and A G Wassal*- Design and Analysis of Via-Configurable Routing Fabrics for Structured ASICs [p. 1479]
*H-P Tsai, R-B Lin and L-C Lai*

* Moderator: M Brillouët, CEA-Leti, FR *

- Towards A Wireless Medic Smart Card - Invited Paper [p. 1483]
*S Krone, B Almeroth, F Guderian and G Fettweis*

* Moderators: K Goossens, TU Eindhoven, NL; S Murali, IMEC India, CH *

- A Fast, Source-Synchronous Ring-based Network-on-Chip Design [p. 1489]
*A Mandal, S P Khatri and R N Mahapatra*- Area Efficient Asynchronous SDM Routers Using 2-Stage Clos Switches [p. 1495]
*W Song, D Edwards, J Garside and W J Bainbridge*- Power-Efficient Calibration and Reconfiguration for On-Chip Optical Communication [p. 1501]
*Y Zheng, P Lisherness, M Gao, J Bovington, S Yang and K-T Cheng*

* Moderators: H Li, NYU, US; Z Shao, The Hong Kong Polytechnic U, CN *

- Modeling and Design Exploration of FBDRAM as On-chip Memory [p. 1507]
*G Sun, C Xu and Y Xie*- Bloom Filter-based Dynamic Wear Leveling for Phase-Change RAM [p. 1513]
*J Yun, S Lee and S Yoo*- A Compression-based Area-efficient Recovery Architecture for Nonvolatile Processors [p. 1519]
*Y Wang, Y Liu, Y Liu, D Zhang, S Li, B Sai, M-F Chiang and H Yang*

* Moderators: F Kienle, TU Kaiserslautern, DE; F Clermidy, CEA-Leti, FR *

- A Network-on-Chip-based Turbo/LDPC Decoder Architecture [p. 1525]
*C Condo, M Martina and G Masera*- A Complexity Adaptive Channel Estimator for Low Power [p. 1531]
*Z Yu, C H van Berkel and H Li*- A High Performance Split-Radix FFT with Constant Geometry Architecture [p. 1537]
*J Kwong and M Goel*

* Moderators: F Ferrandi, Politecnico di Milano, IT; S Niar, Valenciennes U, FR *

- Selective Flexibility: Breaking the Rigidity of Datapath Merging [p. 1543]
*M Stojilovic, D Novo, L Saranovac, P Brisk and P Ienne*- An Out-of-Order Superscalar Processor on FPGA: The ReOrder Buffer Design [p. 1549]
*M Rosiére, J-I Desbarbieux, N Drach and F Wajsbürt*- Partial Online-Synthesis for Mixed-Grained Reconfigurable Architectures [p. 1555]
*A Grudnitsky, L Bauer and J Henkel*- Congestion-Aware Scheduling for NoC-based Reconfigurable Systems [p. 1561]
*H-L Chao, Y-R Chen, S-Y Tung, P-A Hsiung and S-J Chen*

* Moderators: M Berkelaar, TU Delft, NL; J Monteiro, INESC-ID/TU Lisbon, PT *

- Multi-Patch Generation for Multi-Error Logic Rectification by Interpolation with Cofactor Reduction [p. 1567]
*K-F Tang, P-K Huang, C-N Chou and C-Y Huang*- Almost Every Wire is Removable: A Modeling and Solution for Removing Any Circuit Wire [p. 1573]
*X Yang, T-K Lam, W-C Tang and Y-L Wu*- Mapping into LUT Structures [p. 1579]
*S Ray, A Mishchenko, N Een, R Brayton, S Jang and C Chen*- Row-Shift Decompositions for Index Generation Functions [p. 1585]
*T Sasao*- Custom On-Chip Sensors for Post-Silicon Failing Path Isolation in the Presence of Process Variations [p. 1591]
*M Li, A Davoodi and L Xie*

* Moderators: J Lienig, TU Dresden, DE; P Groeneveld, Magma Design Automation, US *

- On Effective Flip-Chip Routing via Pseudo Single Redistribution Layer [p. 1597]
*H-W Hsu, M-L Chen, H-M Chen, H-C Li and S-H Chen*- AIR (Aerial Image Retargeting): A Novel Technique for In-Fab Automatic Model-Based Retargeting-for-Yield [p. 1603]
*A Y Hamouda, M Anis and K S Karim*- Layout-Driven Robustness Analysis for Misaligned Carbon Nanotubes in CNTFET-based Standard Cells [p. 1609]
*M Beste and M B Tahoori*

* Moderator: TBD *