Abstract

Functional coverage is a technique which can be used for checking the completeness of test vectors. In this paper, automatic generation of temporal events for functional coverage is proposed. The TERG (Temporal Event Relation Graph) is the graph where the nodes represent basic temporal property and the edges represent the time-shift value between two properties. Hierarchical temporal events are generated by traversing TERG such that invalid, or irrelevant properties are eliminated. Concurrent edge groups in TERG make it possible to generate more comprehensive temporal properties.

1. Introduction

Simulation still remains as the primary technique for functional validation of designs. During the random simulation of the design, pseudo random generators drive the inputs to the design while the outputs are checked by the monitors [1]. Although random simulation can validate the functionality of the design in a short time, it lacks the measure of quality of verification effort. Simulation and formal verification can be combined to provide the coverage of the verification environment [2].

The functional coverage metric is usually a sequence of events that represents temporal properties of the design described in property specification language. The definition of coverage metric for specific application is crucial for the coverage analysis to be successful in verifying the design. In this paper, we propose a novel coverage task generation from TERG (Temporal Event Relation Graph) for functional coverage. We focus on the functional coverage in which coverage task is described by FLTL [2]. In our approach, TERG is used as the specification for the design.

This paper is organized as follows. The TERG and temporal event generation algorithm are presented in section 2. Experimental results are shown in section 3 followed by concluding remarks given in section 4.

2. Temporal Event Relation Graph

The TERG (Temporal Event Relation Graph) is the graph where the node represents the Boolean logic or basic temporal event and the edge represents the time-shift value between two nodes. The temporal property generation algorithm traverses TERG to combine the temporal expressions of the nodes to form longer or more complex expressions hierarchically. Finally, the hierarchically constructed temporal expressions are defined as assertion properties. The node and its outgoing edges are shown in Figure 1. The temporal properties for PCI state machine are explained below. The state FRAME can be followed by only one of TTwD, TTwoD and RETRY according to the PCI specification.

The outgoing edges of FRAME can be grouped into a set of groups called CG (Concurrent edge Group)’s. In Figure 1, the parent node, FRAME has two CG’s, i.e., CG0 and CG1. A node in TERG may have one or more CG’s so that several nodes may be the children of the current node. CG allows several events to occur concurrently after one event has occurred. The advantages of TERG includes the description of
interaction between different state machines as well as valid cross-product exploration. If two nodes are joined to a single node, the validity of the time-shift value for the destination node is checked. The temporal property generation algorithm traverses TERG and generates all possible properties. The algorithm is shown in Figure 2.

\[
\begin{align*}
\Omega & = \emptyset; \\
do & \{ \\
\Omega & \leftarrow (\Omega \leftarrow \text{cm\_gen}()); \\
\} \text{ while } (\Omega \neq \emptyset); \\
\text{cm\_gen}() & \{ \\
\Pi & = \emptyset; \\
\text{foreach node } n_i, P(n_i) = \emptyset; \\
\text{foreach node } n_i, \text{visited in BFS} & \{ \\
\text{if } n_i \text{ is leaf node}, \Pi \leftarrow P(n_i) \text{ and continue}; \\
\text{foreach CG } G \text{ of } n_i & \{ \\
\epsilon & \leftarrow \text{select next edge in } G; \\
\tau & \leftarrow \text{select next time-shift of } \epsilon; \\
\text{if } n_d \text{ was already explored} & \{ \\
P(n_d) & = P(n_i) [\tau | n_d]; \\
\text{if valid, } P(n_d) & = P(n_d)[\tau|P(n_d)]; \\
\text{else } P(n_d) & = \emptyset; \\
\} \text{ else } P(n_d) & = P(n_i) [\tau | n_d]; \\
\} \\
\} \\
\}
\end{align*}
\]

Figure 2. Temporal property generation algorithm.

3. Experiments

We have applied TERG property generation algorithm to the “8-channel PCI DMA controller(PDC8)”. PDC8 is DMA controller that transfers data between main memory in PC and eight FIFOs. The verification environment and internal structure of PDC8 is shown Figure 3.

![Figure 3. 8-channel PCI DMA controller(PDC8)](image)

We have applied software simulation using VCS in verifying PDC8. We manually described the temporal properties as coverage metrics in VCS before using TERG. The generated properties are written in OpenVera assertion properties and checked on VCS. We have found that we omitted the temporal properties that are closely related to those two state machines. The manually written temporal properties are not sufficient to disclose all the bugs that are closely related to the temporal properties of several state machines. If we describe all cross-product states, the number of all cross-product states is 222300 states which includes a large number of unreachable states. We described TERG for PDC8 and statistics of properties for PDC8 is shown in Table 1. The number of generated properties is 3423 where all the properties are valid properties according to the specification. This amounts to only 1.5% of 222300 states in the cross-product model. In the experiment using TERG, we discovered that automatic generation of temporal properties from TERG makes all possible temporal events. The temporal properties related to bugs caused by the close operation among several state machines were also generated from the proposed coverage metric generation algorithm.

4. Conclusions

In this paper, the novel coverage metric generation methodology is presented based on the proposed TERG which can describe the temporal relation between basic properties. The proposed temporal property generation algorithm traverses the TERG and generates valid temporal properties automatically. The generated properties have hierarchical structure to save the memory consumption by the property checking.

References
