D15 Interconnect, EMC, EMD and Packaging Modeling

Printer-friendly versionSend to friendPDF version

Chair: Wil Schilders
NXP, NL
wil [dot] schilders at nxp [dot] com

Co-Chair: Tom Dhaene
Ghent University, BE
tom [dot] dhaene at ugent [dot] be

Modelling, characterisation and analysis of on and off chip interconnects and packaging; modelling and analysis of noise due to electromagnetic interaction on signal, power/ground and substrate; electromagnetic emission, susceptibility and compatibility.