Technical Programme Committee 2016

Printer-friendly version Send by email PDF version

TPC Meeting

For detailed information about the DATE 2016 TPC meeting, please visit the event’s website at:

For a short description of the DATE 2016 TPC meeting, agenda of the meeting and registration information, please click here

Track D: Design, Methods and Tools

addressing design automation, design tools and hardware architectures for electronic and embedded systems. Emphasis is on methods, algorithms and tools related to the use of computers in designing complete systems. This includes significant improvements on existing design methods and tools as well as forward-looking approaches to model and design future system architectures, design flows and environments.

Track Chair: Jürgen Teich, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE, Contact Jürgen Teich


D1 System Specification and Modeling

Chair: Christian Haubelt, University of Rostock, DE, Contact Christian Haubelt

Co-Chair: Andy Pimentel, University of Amsterdam, NL, Contact Andy Pimentel

Click here to see the topic members

Modeling and specification methodologies for complex HW-SW systems; (formal) models of computation and their (static) analysis; modeling and analysis of functional and non-functional system properties; concurrency models; multi-domain/multi-criteria specifications and models; application and workload models; requirements engineering; system-level modeling and simulation of multi- and many-core SoCs; Transaction Level Modeling (TLM) and model refinement; modeling of system adaptivity; system modeling and specification languages; model-driven engineering; meta-modeling; executable specifications; specification driven design and validation flows.

D2 System Design, High-Level Synthesis and Optimization

Chair: Andreas Herkersdorf, TU München, DE, Contact Andreas Herkersdorf

Co-Chair: Nikil Dutt, Unviersity of California, Irvine, US, Contact Nikil Dutt

Click here to see the topic members

High-level and system-level synthesis techniques; high-level design languages; system-level models for design and optimization; methods for hardware/software co-design and partitioning; control and data flow analysis; hardware/software interface and protocol communication synthesis; interface-based and correct-by-construction designs; high-level and system-level scheduling, allocation and binding techniques; multi-objective optimization techniques (performance, power, reliability, security) for high-level and system design; platform-based and reuse-centric design methods and architectures; hw/sw design patterns for multi-core system on chip (MPSoC) and distributed, networked embedded systems; system-level design of heterogeneous computing systems.

D3 System Simulation and Validation

Chair: Elena Vatajelu, Politecnico de Torino, IT, Contact Elena Vatajelu

Co-Chair: Valeria Bertacco, University of Michigan, US, Contact Valeria Bertacco

Click here to see the topic members

Simulation-based validation and verification; acceleration-driven and emulation-based validation; post-silicon verification; online checkers and runtime verification targeting new and traditional architectures and addressing the verification challenge at any level, from system to circuit level; diagnosing and debugging solutions for any of the verification platforms above; testbenches, checkers, assertions and monitor generation for verification; multi-domain simulation techniques; validation of cyber-physical systems, SoCs and emerging architectures.

D4 Formal Methods and System Verification

Chair: Julien Schmaltz, Eindhoven University of Technology, NL, Contact Julien Schmaltz

Co-Chair: Christoph Scholl, University Freiburg, DE, Contact Christoph Scholl

Click here to see the topic members

Formal verification and specification techniques (including equivalence checking, model checking, symbolic simulation, theorem proving, abstraction and decomposition techniques); technologies supporting formal verification; semi-formal verification techniques; formal verification of IPs, SoCs, cores, real-time and embedded systems; integration of verification into design flows; challenges of multi-cores, both as verification targets and as verification host platforms.

DT5 Design and Test for Analog and Mixed-Signal Systems and Circuits

Chair: Andre Ivanov, UBC, CA, Contact Andre Ivanov

Co-Chair: Helmut Graeb, Technische Universitaet Muenchen, DE, Contact Helmut Graeb

Click here to see the topic members

Layout and topology generation; architecture, system and circuit synthesis and optimization; formal and symbolic techniques; hardware description languages and models of computation; innovative circuit topologies and architectures; self-healing and self-calibration; test generation; fault modeling and simulation; built-in self-test; design-for-test; fault diagnosis; defect characterization and failure analysis; on-line test and fault tolerance; design-for-manufacturability and design-for-yield; test metrics and economics.

D6 Emerging Technologies and Systems

Chair: Michael Niemier, University Of Notre Dame, US, Contact Michael Niemier

Co-Chair: Ian O'Connor, Lyon Institute of Nanotechnology, FR, Contact Ian O'Connor

Click here to see the topic members

Modeling, circuit design and design automation flows for future technologies: monolithic 3D integration (TSV modeling and design space exploration); MEMS; non-CMOS logic, memory, and interconnect (e.g., STT-RAM, PCRAM, advances in flash memory technology, optical, etc.); emerging FET devices (e.g., graphene-based FETs, TFETs, etc.). Biologically-based or biologically-inspired computing systems; Bio-MEMS, lab-on-a-chip. System design methods, models of computation, and case studies for emerging applications: quantum computing, reversible logic, wearable computing, e-textiles, etc.

D7 Power Modeling, Optimization and Low-Power Design

Chair: Alberto Macii, Politecnico di Torino, IT, Contact Alberto Macii

Co-Chair: Naehyuck Chang, Korea Advanced Institute of Science and Technology (KAIST), KR, Contact Naehyuck Chang

Click here to see the topic members

Algorithms, techniques and tools for power modeling, estimation and optimization of electronic systems applicable at all levels of the design, including both hardware and software; dynamic power management and leakage currents minimization; design flows and circuit architectures for ultra-low power consumption. Energy harvesting and battery modeling and design.

D8 Network on Chip

Chair: Fabien Clermidy, CEA-Leti, FR, Contact Fabien Clermidy

Co-Chair: Luca Carloni, Columbia University, US, Contact Luca Carloni

Click here to see the topic members

Architecture and modeling techniques for NoC; Design methodologies and architectures for on-chip interconnection networks: topology, switching, routing and flow control; NoC service frameworks for Quality of Service, security, power management and fault tolerance; Techniques and methodologies for NoC testing; GALS and asynchronous architectures for NoCs; Integration of external interfaces/memory controllers with NoCs; Cache-coherent NoCs; hardware/software communication abstraction, component-based modeling, platform-based design and methodologies, NoC design space exploration frameworks; Programming models for NoC-based platforms; design of NoCs targeting alternative technologies (photonics/optics, wireless, 3D stacking, etc.).

D9 Architectural and Microarchitectural Design

Chair: Todd Austin, University of Michigan, US, Contact Todd Austin

Co-Chair: Cristina Silvano, Politecnico di Milano, IT, Contact Cristina Silvano

Click here to see the topic members

Architectural and micro-architectural design techniques; memory systems; power and energy efficient architectures; multi/many-core architectures; multi-threading techniques and support for parallelism; application-specific processors and accelerators; architectural support for reliability, security, timing predictability.

D10 Temperature and Variability Aware Design and Optimization

Chair: Giovanni Ansaloni, University of Lugano, CH, Contact Giovanni Ansaloni

Co-Chair: Jose L. Ayala, Complutense University of Madrid, ES, Contact Jose L. Ayala

Click here to see the topic members

The topic focuses on novel methods, techniques and architectures for counteracting variability of digital circuits and systems due to manufacturing, thermal or aging effects. Themes of interest include, but are not limited to, design and run-time thermal, variability and reliability management of SoCs and multi-core platforms (both at hardware and software level), as well as modeling and optimization approaches for manufacturing and temperature variations and degradation mechanisms in emerging 3D integration and manufacturing technologies.

D11 Reconfigurable Computing

Chair: Fabrizio Ferrandi, Politecnico di Milano, IT, Contact Fabrizio Ferrandi

Co-Chair: Ryan Kastner, University of California San Diego, US, Contact Ryan Kastner

Click here to see the topic members

Reconfigurable computing platforms and architectures; heterogeneous platforms (FPGA/GPU/CPU); reconfigurable processors; reconfigurable computing for high performance and data centers; statically and dynamically reconfigurable and reprogrammable systems and components; FPGA architectures and FPGA circuit design; design methods and tools for reconfigurable computing and communication systems.

D12 Logical and Physical Analysis and Design

Chair: Patrick Groeneveld, Synopsys, US, Contact Patrick Groeneveld

Co-Chair: L. Miguel Silveira, INESC ID/IST - Cadence Research Labs, PT, Contact L. Miguel Silveira

Click here to see the topic members

Combinational and sequential synthesis for deep-submicron circuits; data structures for synthesis; technology mapping; performance and timing-driven synthesis; combined logic synthesis and layout design and characterization, statistical timing analysis and closure; hierarchical and non-hierarchical controller synthesis; methods for FSM optimization, synthesis and analysis; asynchronous and mixed synchronous/asynchronous circuits; FPGA synthesis; arithmetic circuits; floorplanning; automatic place and route; interconnect- and performance-driven layout; process technology developments. Parasitic and variation-aware extraction for on-chip interconnect, and passives; Macro-modeling, behavioral and reduced order modeling; Modeling and analysis of noise due to electromagnetic interaction of signal, power/ground and substrate.

Track A: Application Design

is devoted to the presentation and discussion of design experiences with a high degree of industrial relevance, as well as innovative design and test methodologies, and applications of specific design and test technologies. Contributions should illustrate state-of-the-art or record-breaking designs, which will provide viable solutions in tomorrow's silicon and embedded systems. In topic A7, there is the opportunity to submit short, 2-page papers that relate to industrial research and practice.

Track Chair: Ayse Coskun, Boston University, US, Contact Ayse Coskun


A1 Green Computing Systems

Chair: Murali Annavaram, University of Southern California, US, Contact Murali Annavaram

Co-Chair: Andreas Burg, EPFL, CH, Contact Andreas Burg

Click here to see the topic members

Application design experiences in industrial or academic projects with high industrial relevance or high environmental impact, targeting high performance or large-scale computing systems with a focus on energy efficiency. Target systems are massively parallel (super) computers, 2D/3D many-core systems, high performance computing clusters, data centers, cloud systems and cyber-physical systems. Topics of interest include, but are not limited to: software architectures for parallel systems and cloud computing, virtualization, energy-efficient memory, processor, or communication architectures including emerging non-volatile memory architectures and their use as storage and memory in datacenters, heterogeneous computing, resource management techniques including adaptive/learning-based methods, innovative data-center management strategies, big-data management, data centers powered by renewable energy sources, and data centers in the smart-grids.

A2 Communication, Consumer and Multimedia Systems

Chair: Sergio Saponara, University of Pisa, IT, Contact Sergio Saponara

Co-Chair: Steffen Paul, Unversity Bremen, DE, Contact Steffen Paul

Click here to see the topic members

Practical design experience for communication, multimedia and consumer systems like smartphones, smart-books/tablets; examples are digital integrated circuits design of flexible baseband processing systems, Intellectual Properties for wireless communication, design challenges for software-defined/cognitive radio systems; embedded systems design in the field of audio, video and computer vision domains; Application Specific Processors (ASP), Digital Signal Processors (DSP), Multi-Processor System on Chip (MPSoC) and Network on Chip (NoC) designs for these domains.

A3 Automotive Systems and Smart Energy Systems 

Chair: David Boyle, Imperial College London, GB, Contact David Boyle

Co-Chair: Felix Reimann, Audi, DE, Contact Felix Reimann

Click here to see the topic members

This topic covers works that describe design experiences for automotive systems, smart energy systems, energy scavenging and harvesting for embedded systems, and related applications. This includes analogue and mixed-signal integrated circuits, micro-electromechanical systems, high voltage structures, integrated sensors and transducers, RF architectures, in-vehicle networks, systems for electric vehicles, networks of systems (including car-to-car and car-to-infrastructure networks), and innovative concepts for power distribution, energy storage, and grid monitoring. Furthermore, this topic also includes design methods including models and tools, design of hardware and software components, architecture analysis and optimization, component-oriented design and system-level analysis and validation. Finally, topics of interest are also hardware and software solutions for run-time system management, including self-diagnostics and repair, energy generation, energy saving, novel energy harvesting, battery management, renewable energy subsystems, and optimization of system energy efficiency.

A4 Ambient Intelligence and Low-Power Systems for Healthcare, Wellness and Assistive Technology

Chair: Elisabetta Farella, Fondazione Bruno Kessler, IT, Contact Elisabetta Farella

Co-Chair: Francisco Rincon, EPFL, CH, Contact Francisco Rincon

Click here to see the topic members

Medical, healthcare, and life science applications require increasingly smarter and smaller devices enabling to easily interact among each other, with the environment and with the users in a smooth and smart way. Personal and personalized medicine and rehabilitation is leading to a significant increase in both complex lab solutions as well as a myriad of consumer-like disposable devices. This topic covers the use of ambient intelligence, wireless body sensor networks, assistive and wearable technologies for healthcare, rehabilitation and wellness. This includes but it is not limited to: technologies for ultra-low/zero power systems for personal vital signs monitoring (such as heart rate, fitness devices); body area networks; mobile system for motor rehabilitation and assessment; (bio)feedback system for rehabilitation; wearable computing technologies, devices and systems for supporting healthy lifestyle and fitness; ambient assisted living technologies; innovative implantable miniaturized sensors and actuators; smart spaces for elderly and impaired users, technologies for motor disorders; personal health devices and assistive technology; Bio-MEMS; lab-on-a-chip; power management, on-board performance optimization and networking technologies for body area networks and ambient intelligence in wellness, healthcare and fitness.

A5 Secure Systems

Chair: Tim Güneysu, University of Bremen, DE, Contact Tim Güneysu

Co-Chair: Wieland Fischer, Infineon, DE, Contact Wieland Fischer

Click here to see the topic members

Secured systems need a combination of hardware, software and embedded techniques to succeed. Indeed, the weakest link in the security chain determines the overall system security. This topic therefore invites papers on novel technologies and experiences for specific security problems as well as overall design integration methods for secure systems-on-chip and embedded systems. Topics of interest are situated at all design abstraction levels and include novel techniques and architectures for embedded cryptography; modeling, characterization, simulation and associated countermeasures for side-channel, fault and other physical attacks; random numbers generation, embedded secure processors and co-processors, trusted computing, off-chip memories and network-on-chip enciphering and integrity checking, trust establishment and attestation; implementation of security applications; hardware enabled security, including physically unclonable functions, and more.

A6 Reliable and Reconfigurable Systems

Chair: Praveen Raghavan, IMEC, BE, Contact Praveen Raghavan

Co-Chair: Christian Weis, University of Kaiserslautern, DE, Contact Christian Weis

Click here to see the topic members

As scaling continues, the impact of reliability/aging and variability has increased and design and applications need to take this into account. This topic covers the area of reliable, and variability aware adaptive systems for practical and industrial applications. The scope of this topic includes, but not limited to, the system development and optimization, practical application mechanisms and use cases that compensate reliability issues, such as aging, variability and temperature, the development of fault-tolerant systems, redundant designs and applications, reconfigurable systems and applications, static and dynamic reconfiguration techniques, context-aware applications and self-adaptive architectures.

A7 Industrial Experiences Brief Papers

Chair: Ahmed Jerraya, CEA Leti, FR, Contact Ahmed Jerraya

Co-Chair: Michael Nicolaidis, TIMA, FR, Contact Michael Nicolaidis

Click here to see the topic members

Short or long industrial papers with a minimum size of two pages, and up to six pages, are solicited. Submissions should relate to industrial research and practice, including: commercial and market trends; future research demand; developments in design automation, embedded software, applications and test; emerging markets; technology transfer mechanisms; on-line testing and fault tolerance for industrial applications. Pure product presentations and announcements are strongly discouraged and will not be considered for publication.

Track T: Test and Robustness

covering all test, design-for-test, reliability and design-for-robustness issues, at system-, chip-, circuit-, and device-level for both analog and digital electronics. Including also diagnosis, failure mode analysis, debug and post-silicon validation challenges.

Track Chair: Cecilia Metra, University of Bologna, IT, Contact Cecilia Metra


T1 Defects, Faults, Variability and Reliability Analysis and Modeling

Chair: Robert Aitken, ARM, US, Contact Robert Aitken

Co-Chair: Michel Renovell, LIRMM, FR, Contact Michel Renovell

Click here to see the topic members

Identification, characterization and modeling of defects, faults and degradation mechanisms; defect-based fault analysis; reliability analysis and modeling, failure mode and effect analysis (FMEA) and physics of failures; noise and uncertainty modeling; test and reliability issues in emerging technologies; modeling and mitigation of physical sources of errors such as process, voltage, temperature and aging variations; process yield modeling and enhancement; design-for-manufacturability and design-for-yield.

T2 Test Generation, Simulation and Diagnosis

Chair: Bernd Becker, University of Freiburg, DE, Contact Bernd Becker

Co-Chair: Wu-Tung Cheng, Mentor Graphics, US, Contact Wu-Tung Cheng

Click here to see the topic members

Test pattern generation (TPG); fault simulation; system test; test coverage metrics and estimation; adaptive test; self-healing/self-calibration/self-adaptation; diagnosis; debug; post-silicon validation; testing at various levels of a system: embedded core, System-on-Chip, System-in-Package, 3D chips; hardware/software system test; processor based test.

T3 Design-for-Test, Test Compression and Access

Chair: Sybille Hellebrand, University of Paderborn, DE, Contact Sybille Hellebrand

Co-Chair: Magdy Abadir, Independent, US, Contact Magdy Abadir

Click here to see the topic members

Design for test, debug, diagnosis, manufacturing and yield; hardware infrastructure for test, self-test, debug, diagnosis and post-silicon validation; reconfigurable scan; test of memories and regular structures; DFT for 3D-systems; test compression and compaction; power aspects of DFT; security and safety implications of test infrastructure; automatic test equipment; test economics and test standards.

T4 On-Line Test, Fault Tolerance and Robust Systems

Chair: Fabrizio Lombardi, Northeastern University, US, Contact Fabrizio Lombardi

Co-Chair: Cristiana Bolchini, Politecnico di Milano, IT, Contact Cristiana Bolchini

Click here to see the topic members

Transient fault evaluation; soft error susceptibility; on-line testing and fault tolerance for signal integrity; concurrent monitors and diagnosis; coding techniques; in-field testing and diagnosis; on-line testing; high availability systems; secure and safe circuit and system design; dependability evaluation, reliable system design; hardware/software recovery; self-repair; fault tolerance.

DT5 Design and Test for Analog and Mixed-Signal Circuits and Systems

Chair: Andre Ivanov, UBC, CA, Contact

Co-Chair: Helmut Graeb, Technische Universitaet Muenchen, DE, Contact

Click here to see the topic members

Layout and topology generation; architecture, system and circuit synthesis and optimization; formal and symbolic techniques; hardware description languages and models of computation; innovative circuit topologies and architectures; self-healing and self-calibration; test generation; fault modeling and simulation; built-in self-test; design-for-test; fault diagnosis; defect characterization and failure analysis; on-line test and fault tolerance; design-for-manufacturability and design-for-yield; test metrics and economics.

Track E: Embedded Systems Software

is devoted to modelling, analysis, design and deployment of embedded software. Areas of interest include methods, tools, methodologies and development environments. Emphasis will also be on modelbased design and verification, embedded software platforms, software compilation and integration, real-time systems, cyber-physical systems, networked and dependable systems.

Track Chair: Franco Fummi, Universita' di Verona, IT, Contact Franco Fummi


E1 Real-time, Networked, and Dependable Systems

Chair: Rodolfo Pellizzoni, University of Waterloo, CA, Contact Rodolfo Pellizzoni

Co-Chair: Jan Reineke, Informatik, Universität des Saarlandes, DE, Contact Jan Reineke

Click here to see the topic members

Real-time programming languages and software; formal models for real-time systems; software performance analysis; worst case execution time analysis; scheduling and software timing estimation; real-time system optimization; tools and design methods for real-time, networked and dependable systems; adaptive real-time systems; dependable systems including safety and criticality; software for safety critical systems; network control and QoS for embedded applications; software for sensor networks and networked applications.

E2 Compilers and Software Synthesis for Embedded Systems

Chair: Tulika Mitra, National University of Singapore, SG, Contact Tulika Mitra

Co-Chair: Frank Hannig, Friedrich-Alexander-Universität Erlangen-Nürnberg, DE, Contact Frank Hannig

Click here to see the topic members

Compiler support for multi-core/many-core architectures, GPUs, CGRAs, FPGAs, accelerators in heterogeneous computing platforms, memory hierarchy including caches, scratchpad, and non-volatile memories; Code analysis, optimization, and generation for different metrics (e.g., performance, power/energy, code/data size, reliability, security, WCET, etc.); Just-in-time compilation, interpreters, binary translation; Compiler support for enhanced debugging, profiling, and traceability; Software tools and techniques for design space exploration (compilers, simulators, synthesis tools); Compilation infrastructures for high-level synthesis and domain-specific or streaming languages for embedded systems; Software synthesis for IoT, wearables, cyber-physical systems, programmable microfluidics.

E3 Model-based Design and Verification for Embedded Systems

Chair: Linh Thi Xuan Phan, University of Pennsylvania, US, Contact Linh Thi Xuan Phan

Co-Chair: Petru Eles, Linköping University, SE, Contact Petru Eles

Click here to see the topic members

Verification techniques for embedded systems ranging from simulation, testing, model-checking, SAT and SMT-based reasoning, compositional analysis and analytical methods. Modeling, analysis and optimization of non-functional and performance aspects such as timing, memory usage, QoS and reliability. Model-based design of software architectures and deployment. Theories, languages and tools supporting model-based design flows covering software, control and physical components.

E4 Embedded Software Architectures

Chair: Marc Geilen, TU Eindhoven, NL, Contact Marc Geilen

Co-Chair: Frédéric Pétrot, TIMA Laboratory, FR, Contact Frédéric Pétrot

Click here to see the topic members

Software architectures for MPSoC, multi/many-core and (GP)GPU-based systems; Programming paradigms and languages for embedded MPSoCs, multi/many-core and (GP)GPU-based systems; Virtualization and middleware for embedded systems, including resource-awareness, reconfiguration, safety and security aspects; Software support for reconfigurable components and accelerators; Software architectures for low power and temperature awareness.

E5 Cyber-Physical Systems

Chair: Paul Pop, Technical University of Denmark, DK, Contact Paul Pop

Co-Chair: Tarek Abdelzaher, University of Illinois at Urbana Champaign, US, Contact Tarek Abdelzaher

Click here to see the topic members

Modeling, design, architecture, optimization, and analysis of Cyber-Physical Systems (CPS); Modeling techniques for large-scale cyber physical systems design and analysis; Verification and validation in CPS; Safety and cybersecurity in CPS systems; Internet of things and CPS: modeling, analysis, and design; Software-intensive CPS; Data-mining and CPS; Autonomous and semi-autonomous large-scale CPS and related issues; Socio-technical systems (ex. empowered consumer and organizational behavior in smart grids) and CPS; Cognitive control for CPS; Modeling and analysis of networked control, switched control, and distributed control systems in CPS; control/architecture co-design in CPS; architecture-aware controller synthesis; Case studies in CPS ranging from automotive systems, and avionics, to smart buildings and smart grids.