Interactive Presentations (in Exhibition Hall Rhodes, Level 2): 1000 - 1030 IP4 / 1530 - 1600 IP5
Exhibition Break: 1000 - 1100
For Exhibition Theatre Details please click here.
Breaks: 1230 - 1430 (Lunch) / 1530 - 1600
|
Track
|
Room
|
0830 - 1000
|
1100 - 1230
|
1330 - 1430
|
1400 - 1530
|
1600 - 1730
|
|
1
|
Hermes, Level 2
|
9.1 EMBEDDED TUTORIAL – Understanding Multicore Technologies (Multicore Applications Special Day)
|
10.1.1 Multicore Products for Mass Market Applications (Multicore Applications Special Day)
|
10.1.2 LUNCH TIME KEYNOTE – (Multicore Applications Special Day)
|
11.1 PANEL SESSION – Multicore, Will Startups Drive Innovation? (Multicore Applications Special Day)
|
12.1 PANEL SESSION – Programming MPSoC Platforms: Roadworks Ahead! (Multicore Applications Special Day)
|
|
2
|
Clio, Level 3
|
9.2 NoC Performance Optimisation
|
10.2 Emerging Computation Models and Systems
|
|
11.2 High-Level Power and Thermal Management
|
12.2 Advanced SAT Techniques
|
|
3
|
Gallieni 3,
Level 2
|
9.3 Automotive Networks, Sensing and Communication
|
10.3 Efficient Forward Error Correction and Signal Processing Implementations
|
11.3 Efficient Implementations for Media Processing
|
12.3 Baseband Processors for MIMO and UWB Communication Systems
|
|
4
|
Thalie, Level 3
|
9.4 Architectural Synthesis
|
10.4 Bursting Performance in Simulation and Debugging
|
11.4 Decomposition and Restructuring Techniques for Logic Synthesis
|
12.4 System Level Simulation and Validation
|
|
5
|
Erato, Level 3
|
9.5 Advances in Test Pattern Generation
|
10.5 Design-for-Test and Diagnosis
|
11.5 Test Data Compression
|
12.5 Mixed-Signal/RF Testing and DFX Engineering
|
|
6
|
Uranie, Level 3
|
9.6 Model-Based Design for Embedded Systems
|
10.6 Memory-Aware Compiler Techniques
|
11.6 Automating Model Generation and Implementation
|
12.6 Accelerating Verification through Transformation and Abstraction
|
|
7
|
Gallieni AB, Level 2
|
9.7 Efficient Reduction of Cell and Interconnect Models
|
10.7 Mixed-Signal and Mixed Technology Design
|
11.7 Advances in Field Programmable Architectures and Applications
|
12.7 Advances in Multi-Cycle Design and Optimisation
|
| 8 |
Exhibition Theatre, Level 2 |
9.8 INVITED INDUSTRIAL SESSION – Industrial System Design Flow
Risso 8, Level 2
|
|
11.8 HOT TOPIC – Digital Design at a Crossroads – How to Make Statistical Design Industrially Relevant
|
|
