This session presents architectural techniques for robust and efficient design.  The first paper proposes a technique for characterising the vulnerability of microprocessor structures to intermittent faults in advanced CMOS processes.  The second paper uses novel detection and correction circuits to achieve aging-resilience in pipelined architectures.  The third paper proposes an integrated framework for joint design space exploration and co-optimisation of microarchitecture and circuits for digital systems.