

technical programme topic chairs

System Specification and Modeling

Eugenio Villar
Universidad de Cantabria, ES
Grant Martin
Tensilica, US

MPSoC and System Design Methods

Luciano Lavagno
Cadence, US
Wido Kruijtz
NXP Semiconductors, NL

System Synthesis and Optimization

Peter Marwedel
U of Dortmund, DE
Paul Pop
TU of Denmark, DK

Simulation and Validation

Franco Fummi
U of Verona, IT
Ian Harris
U of California Irvine, US

Design of Low Power Systems

Miguel Miranda
IMEC, BE
Alberto Macii
Politecnico di Torino, IT

Power Estimation and Optimization

Joerg Henkel
U of Karlsruhe, DE
Kaushik Roy
Purdue U, US

Emerging Technologies, Systems and Applications

Sandeep Shukla
Virginia Tech, US
Yuan Xie
Penn State U, US

Formal Methods and Verification

Jason Baumgartner
IBM Corporation, Austin, TX, US
Joao Marques-Silva
Uof Southampton, UK

Network on Chip

Axel Jantsch
KTH, SE
Li-Shiuan Peh
Princeton U, US

Architectural and Microarchitectural Design

Dionisios Pnevmatikatos
TU of Crete, GR
Christos Kozyrakis
Stanford U, US

Architectural Synthesis

George Constantinides
Imperial, UK
Nikil Dutt
UC Irvine, US

Reconfigurable Computing

Jürgen Becker
U of Karlsruhe (TH), DE
Patrick Lysaght
Xilinx, US

Logic and Technology Dependent Synthesis for Deep-Submicron Circuits

Steven Nowick
Columbia U, US
Michel Berkelaar
MAGMA, US

Physical Design and Verification

Igor Markov
U of Michigan, US
Jens Lienig
TU Dresden, DE

Analogue and Mixed-Technology Circuits and Systems

Alex Doboli
Stony Brook U, US
Maurits Ortmanns
U Freiburg, DE

CAD for Analogue and Mixed Signal Design

Tom Kazmierski
U of Southampton, UK
Christoph Grimm
TU Wien, AT

Interconnect, EMC and Packaging Modeling

Flavio Canavero
Politecnico di Torino, IT
Wil Schilders
NXP, NL

Media and Signal Processing

John Dielissen
NXP Semiconductor, NL
Gibong Jeong
Samsung, KR

Wireless Communication and Networking

Cyprian Grassmann
Infineon, DE
Guido Maserà
Politecnico Torino, IT

Automotive

Luca Fanucci
Pisa U, IT
Christian Sebeke
Bosch, DE

Secure Embedded Implementations

Jerome Quevremont
Thales, FR
Ingrid Verbauwhe
Katholieke U, BE

Military, Space and Avionics

Bernard Candaele
Thales, FR
Philippe Manet
UCL U, BE

Application of Reconfigurable and Adaptive Systems

Christoph Heer
Infineon Technologies, DE
Michael Huebner
U of Karlsruhe, DE

Technologies and Applications for Healthcare

Marco Bianchessi
STMicroelectronics, IT
Daniilo De Rossi
Udi Pisa, IT

Multi-core Platforms

Marcello Coppola
STMicroelectronics, FR
Frederic Petrot
TIMA, FR

MEMS and Mixed Signal Systems

Paolo D'Abramo
AMS, AT
Jörg Eichholz
Fraunhofer ISIT, DE

System and Industrial Test

Erik Larsson
Linköping U, SE
Peter Harrod
ARM, UK

Design for Test and BIST

Krishnendu Chakrabarty
Duke U, US
Sandeep Goel
LSI, US

Test Generation, Simulation and Diagnosis

Bernd Becker
Freidburg U, DE
Bart Vermeulen
NXP, NL

On-Line Testing and Fault Tolerance

Dimitris Gizopoulos
Piraeus U, GR
Davide Appello
STMicroelectronics, IT

Test for Variability, Reliability and Defects

Sandeep Kundu
U of Mass., US
Antonio Rubio
UPC, ES

Mixed-Signal/RF/MEMS Testing and DFX Engineering

Slavador Mir
TIMA, FR
Carsten Wegener
Infineon Technologies, US

Real-time and Dependable Systems - Principles and Practice

Petru Eles
Linköping U, SE
Luis Alemida
U de Aveiro, PT

Compilers and Code Generation for Embedded Systems

Rainer Leupers
RWTH Aachen, DE
Shuvra Bhattacharyya
U of Maryland, US

Model-based Design for Embedded Systems

Ed Brinksma
TU Eindhoven, NL
Pieter Mosterman
The MathWorks, US

Software Architectures and Principles for Embedded MPSoC and Multi-core Systems

Chris Schläger
AMD, Dresden, DE
Pascal Felber
U de Neuchâtel, CH

Embedded Software Applications: Tools, Languages, and Methodologies

Wolfgang Ecker
Infineon Technologies, DE
Stuart Hutchesson
Rolls-Royce, UK

DATE09

Acropolis Nice, France

20-24 April 2009