



ASPDAC REPRESENTATIVE  
**Masaharu Imai**  
 Osaka U, JP



EDA CONSORTIUM REPRESENTATIVE  
**Larry Eberle**  
 Synopsys, US



IEEE CS TTTC REPRESENTATIVE  
**Zebo Peng**  
 Linkoping U, SE



CONFERENCE SECRETARIAT  
**Sue Menzies**  
 European Conferences, Edinburgh, UK



US LIAISON  
**Giovanni De Micheli**  
 Stanford U, US



EDA CONSORTIUM REPRESENTATIVE  
**Pamela Parrish**  
 EDA Consortium, US



EVENT MANAGER  
**Jeremy Kenyon**  
 EDA Ltd, London, UK



EXHIBITION MANAGER  
**Andrew Porter**  
 EDA Ltd, London, UK

## Technical Program Chairs



SYSTEM DESIGN METHODS  
**Wido Kruijtzter**  
 Philips, NL



ANALOGUE & MIXED A/D SYSTEMS  
**Thomas Ifström**  
 Robert Bosch GmbH, DE



DESIGN OF LOW POWER SYSTEMS  
**Christian Piguet**  
 CSEM, CH



PLATFORM DESIGN  
**Grant Martin**  
 Tensilica, US



RECONFIGURABLE COMPUTING  
**Walid Najjar**  
 UC Riverside, US



INNOVATIVE & EMERGING TECHNOLOGIES  
**Twan Basten**  
 TU Eindhoven, NL



MULTIPROCESSOR & NETWORK ON CHIP  
**Giovanni De Micheli**  
 Stanford U, US



SYSTEM LEVEL SPECIFICATION  
**Satnam Singh**  
 Microsoft, US



SIMULATION & EMULATION  
**Mostapha Aboulhamid**  
 Montreal U, CA



SYSTEM SYNTHESIS & OPTIMISATION  
**Jan Madsen**  
 TU Denmark, DK



ARCHITECTURAL SYNTHESIS  
**Petru Eles**  
 Linkoping U, SE



LOGIC & FSM SYNTHESIS  
**Leon Stok**  
 IBM T.J. Watson Research Center, US



PHYSICAL DESIGN & VERIFICATION  
**Jens Vygen**  
 Bonn U, DE



SYSTEM DESIGN METHODS  
**Harry Hsieh**  
 UC Riverside, US



ANALOGUE & MIXED A/D SYSTEMS  
**Angel Rodriguez-Vazquez**  
 IMSE-CNM, ES



DESIGN OF LOW POWER SYSTEMS  
**Massoud Pedram**  
 U Southern California, US



PLATFORM DESIGN  
**Donatella Sciuto**  
 Politecnico di Milano, IT



RECONFIGURABLE COMPUTING  
**Serge Vernalde**  
 IMEC, BE



INNOVATIVE & EMERGING TECHNOLOGIES  
**Vijay Narayanan**  
 Penn State U, US



MULTIPROCESSOR & NETWORK ON CHIP  
**Kees Goossens**  
 Philips, NL



SYSTEM LEVEL SPECIFICATION  
**Peeter Ellervee**  
 TU Tallinn, EE



SIMULATION & EMULATION  
**Sungjoo Yoo**  
 Samsung, KR



SYSTEM SYNTHESIS & OPTIMISATION  
**Juergen Teich**  
 Erlangen U, DE



ARCHITECTURAL SYNTHESIS  
**Roman Hermida**  
 UC Madrid, ES



LOGIC & FSM SYNTHESIS  
**Michel Berkelaar**  
 Magma Design Automation, NL



PHYSICAL DESIGN & VERIFICATION  
**Frank Johannes**  
 TU Munich, DE



CAD FOR RF ANALOGUE & MS DESIGN  
**Lars Hedrich**  
 Hannover U, DE



INTERCONNECT, EMC & PACKAGING  
**Peter Feldmann**  
 IBM T.J. Watson Research Center, US



FORMAL VERIFICATION  
**Rolf Drechsler**  
 Bremen U, DE



POWER ESTIMATION & OPTIMISATION  
**Roberto Zafalon**  
 STMicroelectronics, IT



DEFECT BASED TESTING  
**Jaume Segura**  
 Illes Balears U, ES



RF, ANALOGUE & MIXED-SIGNAL TEST  
**Adoracion Rueda**  
 IMSE-CNM, ES



TEST GENERATION  
**Matteo Sonza Reorda**  
 Politecnico di Torino, IT



BIST & DFT  
**Hans-Joachim Wunderlich**  
 Stuttgart U, DE



SoC/SoB TEST  
**Erik Jan Marinissen**  
 Philips Research, NL



ON-LINE TESTING  
**Cecilia Metra**  
 DEIS - Bologna U, IT



REAL-TIME SYSTEMS  
**Gerhard Fohler**  
 Malardalen U, SE



COMPILERS, ARCHITECTURES & SW  
 SYNTHESIS  
**Thomas Conte**  
 North Carolina U, US



EMBEDDED SW TECHNOLOGY  
**Janos Sztipanovits**  
 Vanderbilt U, US



CAD FOR RF ANALOGUE & MS DESIGN  
**Gerd Vandersteen**  
 IMEC, BE



INTERCONNECT, EMC & PACKAGING  
**Uwe Feldmann**  
 Infineon, DE



FORMAL VERIFICATION  
**Valeria Bertacco**  
 Michigan U, US



POWER ESTIMATION & OPTIMISATION  
**Eike Schmidt**  
 ChipVision Design Systems, DE



DEFECT BASED TESTING  
**Rob Aitken**  
 Artisan, US



RF, ANALOGUE & MIXED-SIGNAL TEST  
**Abhijit Chatterjee**  
 GATECH, US



TEST GENERATION  
**Patrick Girard**  
 LIRMM, FR



BIST & DFT  
**Sybille Hellebrand**  
 Innsbruck U, AT



SoC/SoB TEST  
**Rainer Dorsch**  
 IBM Deutschland Entwicklung, DE



ON-LINE TESTING  
**Fabrizio Lombardi**  
 Northeastern U, US



REAL-TIME SYSTEMS  
**Sanjoy Baruah**  
 North Carolina U, US



COMPILERS, ARCHITECTURES & SW  
 SYNTHESIS  
**Hans van Sommeren**  
 ACE Associated Compiler Experts, NL



EMBEDDED SW TECHNOLOGY  
**Joseph Sifakis**  
 IMAG, FR