



IEEE REPRESENTATIVE  
**Yervant Zorian**  
 LogicVision, USA



VENDORS COMMITTEE  
 CHAIR  
**Mark Gallagher**  
 Cadence Bracknell, UK



EVENT MANAGER  
**Gordon Adshead**  
 MDT, UK



LOCAL ARRANGEMENTS  
**Volker Dueppe**  
 Siemens, Munich, D



CONFERENCE  
 SECRETARIAT  
**Sue Menzies**  
 European Conferences,  
 Edinburgh, UK



EXHIBITION  
 SECRETARIAT  
**Jeremy Kenyon**  
 EDA, London, UK

# Technical Program Chairs



AUTOMOTIVE DAY  
**Peter Van Staa**  
 Robert Bosch, D



TELECOMS DAY  
**Marc Engels**  
 IMEC, B



SYSTEMS DESIGN METHODS  
**Luciano Lavagno**  
 U Udine, IT



SYSTEM DESIGN  
 METHODS  
**Yankin Tanurhan**  
 Actel, USA



ANALOG AND MIXED A/D  
 SYSTEMS  
**Andreas Kaiser**  
 ISEN, F

ANALOG AND MIXED A/D  
 SYSTEMS  
**Herman Casier**  
 Alcatel, B



PLATFORM DESIGN  
**Mark Genoe**  
 Alcatel, B



PLATFORM DESIGN  
**Ian Phillips**  
 ARM, UK



RECONFIGURABLE  
 COMPUTING  
**Klaus Buchenrieder**  
 Infineon Technologies, D



RECONFIGURABLE  
 COMPUTING  
**Rudy Lawwereins**  
 KU Leuven, B



CASE STUDIES  
**Norbert Wehn**  
 Kaiserslautern U, D




CASE STUDIES  
**Richard Hagelauer**  
 Linz U, A



SYSTEM LEVEL  
 SPECIFICATION  
**Wolfgang Rosenstiel**  
 Tuebingen U, D



SYSTEM LEVEL  
 SPECIFICATION  
**Jean Mermet**  
 ECSI, F



LANGUAGES FOR REAL-  
 TIME  
**Gerard Berry**  
 Ecole des Mines de Paris, F




LANGUAGES FOR REAL-  
 TIME  
**Tucker Taft**  
 AverStar, USA



SIMULATION AND  
 EMULATION  
**Bernard Conq**  
 France Telecom/CNET, F



SIMULATION AND  
 EMULATION  
**Flavio Wagner**  
 Porto Alegre U, BRZ



HW/SW CODESIGN  
**Lothar Thiele**  
 ETH Zurich, CH



HW/SW CODESIGN  
**Joerg Henkel**  
 NEC, USA



EMBEDDED REAL-TIME SW  
DESIGN  
**Zebo Peng**  
Linkoping U, SE



EMBEDDED REAL-TIME  
SW DESIGN  
**Hiroto Yasuura**  
Kyushu U, JP



ARCHITECTURAL  
SYNTHESIS  
**Reinaldo Bergamaschi**  
IBM, USA



ARCHITECTURAL  
SYNTHESIS  
**Petru Eles**  
Linkoping U, SE



LOGIC AND FINITE STATE  
**Arlindo Oliviera**  
IST-INESC, PT



LOGIC AND FINITE  
STATE  
**Rajeev Murgai**  
Fujitsu Labs, USA



PHYSICAL DESIGN AND  
VERIFICATION  
**Erich Barke**  
Hannover U, D



PHYSICAL DESIGN AND  
VERIFICATION  
**Atsushi Takahashi**  
Tokyo IT, JP



INTERCONNECT AND  
MIXED SIGNAL  
**Kurt Antreich**  
TU Munich, D



INTERCONNECT AND  
MIXED SIGNAL  
**Peter Feldmann**  
Bell Labs/Lucent Tech, USA



DESIGN METHODOLOGY  
AND TOOLS  
**Werner John**  
Fraunhofer Ges., D



DESIGN METHODOLOGY  
AND TOOLS  
**Thomas Steinecke**  
Infineon Technologies, D



FORMAL VERIFICATION  
**Werner Damm**  
OFFIS/Oldenburger U, D



FORMAL VERIFICATION  
**Fabio Somenzi**  
Colorado U, USA



DESIGN OF LOW POWER SYSTEMS  
**Enrico Macii**  
 Politecnico do Torina, IT



DESIGN OF LOW POWER SYSTEMS  
**Kaushik Roy**  
 Purdue U, USA



DEFECT ORIENTED TEST  
**Joan Figueras**  
 UPC, ES



DEFECT ORIENTED TEST  
**Jose Pineda de Gyvez**  
 Phillips, NL



TEST GENERATION  
**Joao Paolo Teixeira**  
 Lisboa U, PT



TEST GENERATION  
**Christian Landrault**  
 LIRMM, F



DFT  
**Paolo Prinetto**  
 Politecnico di Torino, IT




DFT  
**Alex Orailoglu**  
 UC San Diego, USA



TESTING CORES AND SYSTEMS  
**Yervant Zorian**  
 Logic Vision, USA



TESTING CORES AND SYSTEMS  
**Dimitris Gizopoulos**  
 Pireaeus U, GR



ON-LINE TESTING  
**Michael Nicolaidis**  
 TIMA Grenoble, F